

CHAPTER : 01

NUMBER SYSTEM AND CODES

Page: 1
Date: / /

* Number system

A number system defines a set of values used to represent quantity. The number system is used for representing information. We use the number system in the digital system.

The digit value in the number system is calculated using

1. The digit
2. The index, where the digit is present in the number
3. Finally the base numbers and the total number of digits available in the number system.

Type of Number system

There are various types of number system used for representing information.

1. Binary number system
2. Decimal number system
3. Hexadecimal number system
4. Octal number system

अध्यासों में लिखने एवं उनके नामकरण के सुव्यवस्थित नियमों को

* Characteristic of Number system

1. Radix / Base

2. Symbol

① Base = Base is a maximum number of symbols that represents number system.

1. The number of values that a digit can assume is equal to the base of the system.

For ex → for a decimal system, the base is "10" hence every digit can assume 10 values (0-9)

2. The largest value of a digit is always one less than base

③ The each digit position represents a different multiple of base is the numbers have positional importance.

Name of number system	Base
Binary	2
Decimal	10
Hexadecimal	16
Octal	8

* Signals में तीन चीजें होती हैं

- (1) Time period
- (2) Frequency
- (3) Magnitude

* Number system का use digital electronic या device के साथ interaction करने के लिए किया जाता है।
और electrical signal कि value / magnitude को
के लिए

(2) Symbol :- यह बताता है कि digital electronic device कि value को मैं कैसे
नक assume कि जाती है the number of value

It's can assume is equal to the base of the system

For example :- the octal system (the base is "8") hence symbol are (0-7)

Name of Number system	Base	Symbol
Binary	2	0 / 1
Decimal	10	0-9
Hexadecimal	16	0-9 A-F
Octal	8	0-7

* MSB \rightarrow Most significant Bit

* LSB \rightarrow least significant Bit

MSB \rightarrow The left most bit in a given binary number with the highest weight.

LSB \rightarrow The right most bit in a given number with the least / lowest weight.

Decimal Number system

The decimal numbers are used in our day to day life. The decimal number system contains ten (10) digits from 0 to 9.

It uses the base 10. It is user friendly.

ex \rightarrow (108)₁₀ (689)₁₀

Octal Number system

The Octal number system has base 8 (means it has only eight digits from 0 to 7).

Feature

1) Base the base used for octal number system is 8.

2) The number of values assumed by each digit:-

Each digit in the octal system will assume 8 different values from 0 to 7.

→ The largest value of a digit :

The largest value of a digit in the octal system will be 7 means the octal no. higher than 7 will not be 8.

There are only eight possible digit values to represent a number with the help of only three bits.

Characteristics:

(1) An octal number system carries eight (8) digit starting from 0, 1, 2, 3, 4, 5, 6, 7

(2) It is also known as the base 8 number system.

~~* Octal का use शुरू में आर operating system को command देने के लिए बनाया गया था।
these digit का command होता है।~~

(4) Hexadecimal Number system

→ Base :- (The base of hexadecimal system is 16)

→ Number of values assumed by each digit :-

The number of values assumed by each digit is 16. The value include digits 0 to 9 and A - F. (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F)

0 represents the least significant whereas
F represent the most significant digit.

→ Characteristic →

- (1) It has ten digits from 0 to 9 and 6 letters from A to F
- (2) The letter from A to F defines numbers from 10 to 15

Conversion between different number system:

(1) Decimal to Binary

→ (1) Decimal to other number system

Q. → $(105)_{10} = (?)_2$

→ (2) Other Number system to Decimal

2	105	1	↑ LSB
2	52	0	
2	26	0	
2	13	1	
2	6	0	
2	3	1	
2	1	1	

MSB

Binary Number = $(1101001)_2$

Thus = $(105)_{10} = (1101001)_2$ Ans

Question To check valid and invalid number

$(11)_{10} \rightarrow$ valid number

$(1A)_{10} \rightarrow$ Invalid number


$(19)_8 \rightarrow$ Invalid number

Q $(1C)_{12} \rightarrow$ Invalid number

\rightarrow Base of given number = 12

Symbol of this number = (0-9) (A-B)

Hence C can not be symbol of 12 number system with base 12.



$(7N)_{16} \rightarrow$ Invalid

अथवा यह Hexadecimal है

अस्य symbol (0-9) (A-F) है

अतः N 16 base के साथ number system में है नहीं

Decimal to Binary

Q $(204)_{10} = (?)_2$

2	204	0
2	102	0
2	51	1
2	25	1
2	12	0
2	6	0
2	3	1
2	1	1

$(204)_{10} = (1101001100)_2$

Decimal to Octal Binary

Q $(204.75)_{10} = (?)_2$

2	204	0
2	102	0
2	51	1
2	25	1
2	12	0
2	6	0
2	3	1
2	1	1

$0.75 \times 2 = 1.50$ 1
 $0.5 \times 2 = 1.0$ 1

$(204.75)_{10} = (1101001100.11)_2$

Decimal to Octal

Q $(512)_{10} = ()_8$

8	512	0	↑
8	64	0	
8	8	0	
	1	1	

$(512)_{10} = (1000)_8$ Ans

Q $(204)_{10} = ()_8$

8	204	4	↑
8	25	1	
	3	3	

$(204)_{10} = (314)_8$ Ans

Q. 250

8	250	2	↑
8	31	7	
	3	3	

$(250)_{10} = (372)_8$ Ans

Decimal to Hexadecimal

Q. $(259)_{10} = (?)_{16}$

16	259	3	↑	0	$48 \cdot 0 = 2 \times 24 \cdot 0$
16	16	0	↑	1	$82 \cdot 1 = 2 \times 41 \cdot 0$
	1	1		1	$28 \cdot 1 = 2 \times 14 \cdot 0$

$(259)_{10} = (103)_{16}$

Q. $(123)_{10} = (?)_{16}$

16	123	11	↑
	7	7	

$(123)_{10} = (7B)_{16}$

Q. $(341)_{10} = (?)_{16}$

16	341	5	↑
16	21	5	
	1	1	

$(341)_{10} = (155)_{16}$

Convert the decimal number into radix 5 equivalent

5	25	0
5	7	2
	1	1

$(25)_{10} = (100)_{5}$

$(7)_{10} = (112)_{5}$

Type II decimal

Convert the decimal number to binary

Question $(0.42)_{10} = (?)_2$

$0.42 \times 2 = 0.84$	0
$0.84 \times 2 = 1.68$	1
$0.68 \times 2 = 1.36$	1
$0.36 \times 2 = 0.72$	0
$0.72 \times 2 = 1.44$	1

$(0.42)_{10} = (0.01101)_2$

Ques $\rightarrow (0.8)_{10} = (?)_2$

$0.8 \times 2 = 1.6$	1
$0.6 \times 2 = 1.2$	1
$0.2 \times 2 = 0.4$	0
$0.4 \times 2 = 0.8$	0
$0.8 \times 2 = 1.6$	1

$(0.8)_{10} = (0.11001)_2$

Quest $(0.6234)_{10} = (?)_8$

$0.6234 \times 8 = 4.9872$	4
$0.9872 \times 8 = 7.8976$	7
$0.8976 \times 8 = 7.1808$	7
$0.1808 \times 8 = 1.4464$	1

$(0.1774)_2$

Type II Example

Conversion of mixed Decimal Number to any Other Number system

(a) $(85.63)_{10} = (?)_2$

20	85	1	↑	$0.63 \times 2 = 1.26$	1	↑
20	42	0		$0.26 \times 2 = 0.52$	0	↓
20	21	1		$0.52 \times 2 = 1.04$	1	
20	10	0		$0.04 \times 2 = 0.08$	0	
20	5	1		$0.08 \times 2 = 0.16$	0	
20	2	0				
20	1	1				

$(85.63)_{10} = (1010101.10100)_{2}$

(b) $(3000.45)_{10}$ into its equivalent Octal Number.

8	3000	0	↑	$0.45 \times 8 = 3.60$	3	↑
8	375	7		$0.60 \times 8 = 4.8$	4	↓
8	46	6		$0.8 \times 8 = 6.4$	6	
	5	5		$0.4 \times 8 = 3.2$	3	

$(3000.45)_{10} = (5670.3643)_8$

Q Convert $(2003.31)_{10}$ into its equivalent Hex num.

16	2003	3	↑	$0.31 \times 16 = 4.96$	4
16	125	13		$0.96 \times 16 = 15.36$	15
	87	7		$0.36 \times 16 = 5.76$	5

$(7D3.4F5)_{16}$

Q $(2005.31)_{10} = (?)_{16}$

16	2005	5	↑
16	125	13	
	7	7	

$(2005)_{10} = (7D5)_{16}$

Decimal Fraction	Base × product	Recorded digit	
		Decimal	Hex
0.31	× 16 = 4.96	4	4
0.96	× 16 = 15.36	15	F
0.36	× 16 = 5.76	5	5
0.76	× 16 = 12.16	12	C
0.16	× 16 = 2.56	2	2

~~$(2005.31)_{10} = (7D5.475C2)_{16}$~~

~~$(2005.31)_{10} = (7D5.475C2)_{16}$~~

Q $(2005.31)_{10} = (?)_{16}$

16	2005	5	↑
16	125	13	
	7	7	

$(2005)_{10} = (7D5)_{16}$

Decimal Fraction	Base × product	Recorded digit	
		Decimal	Hex
0.31	$\times 16 = 4.96$	4	4
0.96	$\times 16 = 15.36$	15	F
0.36	$\times 16 = 5.76$	5	5
0.76	$\times 16 = 12.16$	12	C
0.16	$\times 16 = 2.56$	2	2

$(2005.31)_{10} = (7D5.475C2)_{16}$

Type - II

To convert

Other Number system to Decimal

(1) Binary to Decimal

Q. $(111101111)_2$

$$= 1 \times 2^8 + 1 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 128 + 64 + 32 + 16 + 0 + 8 + 4 + 2 + 1$$

$$= (247)_{10} \quad \underline{\text{Ans}}$$

$$(111101111)_2 = (247)_{10}$$

Q. $(10001111.11)_2$

$$= 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 2^{-1} \times 1 + 2^{-2} \times 1$$

$$= 0 \times 32 + 0 \times 16 + 0 \times 8 + 0 \times 4 + 1 \times 2 + 1 \times 1 + 0.5 + 0.25$$

$$= 2 + 1 + 0.5 + 0.25 = 3.75$$

$$= (3.75)_{10} \quad \underline{\text{Ans}}$$

Q. $(101)_2 = (?)_{10}$

$$= 2^2 \times 1 + 0 \times 2^1 + 2^0 \times 1$$

$$= 4 + 1$$

$$= (5)_{10}$$

* ② Octal to Decimal

8th multiple

$$Q. \rightarrow (756.225)_8 = ()_{10}$$

$$= 7 \times 8^2 + 5 \times 8^1 + 6 \times 8^0 + 2 \times 8^{-1} + 2 \times 8^{-2} + 5 \times 8^{-3}$$

$$= 448 + 40 + 6 + 0.25 + 0.3125 + 0.00976$$

$$= 494 + 0.29101$$

$$= (494.29101)_{10}$$

$$(756.225)_8 = (494.29101)_{10}$$

* ③ Hexadecimal to Decimal

$$(7FB.16)_{16} = ()_{10}$$

$$= 7 \times 16^2 + F \times 16^1 + 1 + B \times 16^0 + 1 \times 16^{-1} + 6 \times 16^{-2}$$

$$= 7 \times 64 + 15 \times 16 + 1 + 0.0625 + 0.02343$$

$$= (2043.0859)_{10}$$

$$(7FB.16)_{16} = (2043.085937)_{10}$$

Type - IIIBinary to Octal

Decimal (base 10)	Binary (base 2)	Hexadecimal (base 16)
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F

Ques:- Convert the octal number $(364)_8$ into equivalent binary number

$$(364)_8 = (?)_2$$

Given octal number	3	6	4
Convert each digit to binary	011	110	100

$$(364)_8 = (011110100)_2$$

Binary to octal

Q. $(011110100)_2 = (?)_8$

Step 1: \div three pairs

$$= (011110100)_2$$

$$= (364)_8$$

Ans

Q. $(531)_8 = (?)_2$

5	3	1
101	011	001

$$= (531)_8 = (101011001)_2$$

Answer

III Hexadecimal to Binary Conversion

Q. $(AFB2)_{16} = (?)_2$

$(AFB2)_{16}$

Given Hex no. A F B 2

Each digit converted to its four bit binary equivalent

Hence $(AFB2)_{16} = (1010111110110010)_2$

Q. $(53B.25)_{16} = (?)_2$

Given no. 5 3 B 2 5

Convert each digit

$(53B.25)_{16} = (0101001110110101.00100101)_2$

Q. $(110001110101.1100)_2 = (?)_{16}$

Q. $(C75.E)_2$

Q15 Octal to convert other system

IV Octal to Hex decimal Conversion

Step 1 = Octal to convert binary

Step 2 = binary to convert hexadecimal

Question = $(436)_8 = (?)_{16}$

$(436)_8 = (?)_2$

Given no. 4 3 6

Binary equivalent 100 011 110

$(436)_8 = (100011110)_2$

Step 2 $(100011110)_2 = (?)_{16}$

$(000100011110)_2 = 11E$

$(436)_8 = (11E)_{16}$ Ans

Homework

Convert the following binary number to decimal

(a) $(1011)_2$

$$= 2^3 \times 1 + 2^2 \times 0 + 2^1 \times 1 + 1 \times 2^0$$

$$= 8 + 0 + 2 + 1$$

$$= (11)_2$$

$$(1011)_2 = (11)_{10} \quad \text{Answer}$$

(b) $(1101101)_2$

$$= 1 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$= 64 + 32 + 8 + 4 + 1$$

$$= (109)_{10} \quad \text{Answer}$$

$$= (1101101)_2 = (109)_{10} \quad \text{An}$$

(c) 1101.11

$$= 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 1 + 2^{-1} \times 1 + 2^{-2} \times 1$$

$$= 8 + 4 + 1 + 0.5 + 0.25$$

$$= 13.75 \quad \text{Ans}$$

(d) $(1101110.011)_2$

$$= 2^6 \times 1 + 2^5 \times 1 + 2^4 \times 0 + 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 1 + 2^0 \times 0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 64 + 32 + 8 + 4 + 2 + 0 + 0.25 + 0.125$$

$$= 108.375 \text{ Ans}$$

3 Convert the following decimal number to binary

(a) 37

2	37	1
2	18	0
2	9	01
2	4	0
2	2	0
	1	1

$$= (100101)_2 \text{ Ans}$$

(b) 28

2	28	0
2	14	0
2	7	1
2	3	1
	1	1

$$= (11100)_2 \text{ Ans}$$

(c) 197.56

2	197	1
2	98	0
2	49	1
2	24	0
2	12	0
2	6	0
2	3	1
2	1	1

$= (110000101)_2 = \text{Ans}$

$0.56 \times 2 = 1.12$ 1
 $0.12 \times 2 = 0.24$ 0
 $0.24 \times 2 = 0.48$ 0
 $0.48 \times 2 = 0.96$ 1

$= (110000101.1000)_2$

(d) 205.05

2	205	1
2	102	0
2	51	1
2	25	1
2	12	0
2	6	0
2	3	1
2	1	1

$= (110001101)_2$

	base	product	Carry
$0.05 \times 2 = 0.10$			0
$0.10 \times 2 = 0.2$			0
$0.2 \times 2 = 0.4$			0
$0.4 \times 2 = 0.8$			0
$0.8 \times 2 = 1.6$			1
$0.6 \times 2 = 1.2$			1

$= (11001101.000011)_2$

Ans

Hexadecimal to Octal

Q. $(3EC)_{16} = (?)_8$

$(3EC)_{16} = (?)_8$

3 E C

$0011\ 1110\ 1100$

$(3EC)_{16} = (001111101100)_2$

$= (001111101100)_2 = (?)_8$

$= (1754)_8$

Octal to Decimal

$= 1 \times 8^3 + 7 \times 8^2 + 5 \times 8^1 + 4 \times 8^0$

$= 512 + 448 + 40 + 4 = 1004$

8	604	4
8	75	
	9	
8	1004	4
8	125	5
8	15	7
	1	1

1354
 $1 \times 8^3 + 3 \times 8^2 + 5 \times 8^1 + 4$
 $512 + 192 + 40 + 4 = 748$

8	23	4
8	3	3

Q. $(1AC)_{16} = (?)_8$

$(1AC)_{16} = (?)_8$

$1(001) \quad A(1010) \quad C(1100)$

$(1AC)_{16} = (00110101100)_2$

$(000110101100)_2 = (?)_8$

$= (654)_8$ Answer :-

Octal to Decimal

$= 6 \times 8^2 + 5 \times 8^1 + 4 \times 8^0$

$= (428)_{10}$

Decimal to Octal

2	428	0
2	64	0
2	32	0
2	16	0
2	8	0
2	4	2
2	2	1

Q.1 Convert octal number $(2567)_8$ into binary

$$= (2567)_8 = (?)_2$$

$$= (010\ 101\ 110\ 111)_2$$

$$= (010101110111)_2 \quad \text{Ans}$$

Convert decimal number $(205.05)_{10}$ into binary number

2	205	1
2	102	0
2	51	1
2	25	1
2	12	0
2	6	0
2	3	1
	1	1

$$0.5 \times 2 = 1 + 0$$

$$0.05 \times 2 = 0 + 0$$

$$0.1 \times 2 = 0 + 0$$

$$0.2 \times 2 = 0 + 0$$

$$0.4 \times 2 = 0 + 0$$

$$0.8 \times 2 = 1 + 0$$

$$0.6 \times 2 = 1 + 0$$

$$(11001101)_2$$

$$(.000011)_2$$

$$= (11001101.000011)_2$$

$$2^7 + 1 \times 2^6 + 0 + 0 + 2 \times 2^3 + 2 \times 2^2 + 0 \times 2^1 + 2^0 + 0 \times 2^{-1} + 0 \times 2^{-2} + 0 \times 2^{-3} + 2 \times 2^{-4} + 2 \times 2^{-5}$$

$$= 128 + 64 + 0 + 0 + 8 + 4 + 1 + 0.0625 + 0.03125$$

$$= 205$$

Convert hexadecimal number $(BCD.0E)_{16}$ into Octal number

$$(BCD.0E)_{16} = (?)_8$$

$$(BCD.0E)_{16} = (?)_2$$

$$(1009\ 1100\ 0000 . 0000\ 1110)_2$$

$$= (BCD.0E)_{16} = (1001\ 1100\ 0000 . 0000\ 1110)_2$$

$$= (1011\ 1100\ 0000 . 0000\ 1110)_2 = (?)_8$$

$$= (5700.034)_8$$

Convert decimal number $(807)_{10}$ into BCN

16	807	7	↑ $(327)_{10}$
16	50	2	
1	3	3	

Number system

Number	Decimal	Binary	Octal	Hexadecimal
Decimal	Decimal	divided by 2	divided by 8	divided by 16
Binary	multiple +ve & -ve power by 2	^{same} multiple +ve & -ve power by 8	multiple +ve & -ve power by 8	multiple +ve & -ve power by 16
Octal	multiple +ve & -ve power by 8	Octal to Decimal Decimal to Binary	same	Octal to Decimal Decimal to Hexadecimal
Hexadecimal	multiple +ve & -ve power by 16	Hexadecimal to binary binary to H → D → B	Hexadecimal to binary ↓ binary to Octal	Same

r's & (r-1)'s Complement (r = base)

- Decimal Number system → 10's & 9's complement
- Binary Number system → 2's & 1's complement
- Octal Number system → 8's & 7's Complement
- Hexadecimal Number system → 16's & 15's complement

या
इसे 10's complement की जगह से क्योंकि 15 होता है।

$$\begin{array}{r} 15 \\ +1 \\ \hline 16 \end{array}$$

Rule :

1) 9's में change करते समय जो भी number system होगा उसके higher symbol को मिलने digit होंगे उतने बाहर लिखकर उससे minus करना है।
 हर digit या bit को higher symbol से लिखकर minus करना है।

2) 10's complement के लिए 9's complement के Ans के LSD में +1 करना है।

Decimal

$$\begin{array}{r} 1054.14 \\ 099.99 \\ - 54.14 \\ \hline 45.85 \end{array}$$

10's

$$\begin{array}{r} 45.85 \\ +1 \\ \hline 45.86 \end{array}$$

① Decimal Number system 10's & 9's
Complement :-

Q. 9's complement of 97

$$\begin{array}{r} 99 \\ - 97 \\ \hline 02 \end{array}$$

10's Complement of 97

$$\begin{array}{r} 97 \\ + 1 \\ \hline 98 \end{array}$$

Q. 9's Complement of 1054.073

$$\begin{array}{r} 9999.999 \\ - 1054.073 \\ \hline 8945.926 \end{array}$$

$$8945.926$$

10's complement of

$$\begin{array}{r} 8945.926 \\ + 1 \\ \hline 8945.927 \end{array}$$

$$\underline{8945.927} \quad \text{Ans}$$

Digit	Complement
0	9
1	8
2	7
3	6
4	5
5	4
6	3
7	2
8	1
9	0

Conversion Complement

Complement are used in digital computer to simplify the subtraction operation and for logical manipulation. simplifying operation leads to simple less expensive circuits to implement the operation.

There are two types of complements for each base- r system

- 1) the radix complement
- 2) diminished radix complement

The first is referred to as the r 's complement and second is referred to as the $(r-1)$'s complement when the value of the base r is substituted in the name the two types are referred to as the 10 's complement and 1 's complement for binary numbers and 10 's and 9 's complement for decimal numbers

Binary System 0's & 1's complement

Q. 1's complement of 10110010.101

highest symbol of binary is 1

11111111.111

- 10110010.101

01010101.010

Ans

Bits	Com
0	1
1	0

01001101.010

Q. 1's complement of 01001101.010

01001101.010

+ 1

1001101.011

Ans

Q. 1's complement to 10101111.10

11111111.11

- 10101111.10

01010000.01

= 01010000.01

Ans

Q. 1's complement of

Ⓛ

1010000.01

+ 1

1010000.10

∴ 1+1

= 10

(2)

Q. Octal Number system 8's & 7's Complement

7's complement of 627.45

Higher symbol \rightarrow 777.77
of octal $\underline{627.45}$
150.32

150.32 Ans

8's complement of

150.32
+1

151.32

Ans

Q. 7's complement of 512.21

777.77
 $\underline{512.21}$
265.56

Ans

8's complement of

265.56

+1

266.56

* In 8's complement LSD 1 is added to the number to get the 8's complement.
 Example: 265.56
 +1
266.56

Hexadecimal Number System 16's & 15's Complement

Q. 15's complement of 9BC74

$$\begin{array}{r}
 \overset{15}{F} \overset{15}{F} \overset{15}{F} \overset{15}{F} \\
 9BC74 \\
 \hline
 64385
 \end{array}$$

16's complement of

$$\begin{array}{r}
 64385 \\
 + 1 \\
 \hline
 64386
 \end{array}$$

Q. 15's complement 7BD EA

$$\begin{array}{r}
 FFF-FE \\
 - 7BD EA \\
 \hline
 84215
 \end{array}$$

16's complement

$$\begin{array}{r}
 84215 \\
 + 1 \\
 \hline
 84216
 \end{array}$$

symbol	Complement
0	F
1	E
2	D
3	C
4	B
5	A
6	9
7	8
8	7
9	6
A	5
B	4
C	3
D	2
E	1
F	0

Arithmetic

Binary Arithmetic

Addition subtraction multiplication division

I Addition Rule Binary

Focus case of binary addition

	A	B	Addition
Case 1	0	+ 0	0
Case 2	0	+ 1	1
Case 3	1	+ 0	1
Case 4	1	+ 1	10

↓ Carry

Rule of binary addition

Rule	A	B	Sum	Carry
1	0	+ 0	0	0
2	0	+ 1	1	0
3	1	+ 0	1	0
4	1	+ 1	0	1
5	1	+ 1	1	1

1+1 = 0 with carry 1

1+1+1 = 1 with carry 1

Example :-

(i) $1111 + 1000$

$$\begin{array}{r} 1111 \\ + 1000 \\ \hline 10111 \end{array} \quad \text{Ans}$$

(ii) $1101001 + 0011001$

$$\begin{array}{r} 1101001 \\ + 0011001 \\ \hline 10000010 \end{array}$$

10000010 Ans

Q. Add the following binary number

$A = (10111)_2$

$B = (11001)_2$

$$\begin{array}{r} 0000 \\ 10111 \\ + 11001 \\ \hline 11000 \end{array}$$

11000 Ans

Q. $011 + 101$

$$\begin{array}{r} 011 \\ + 101 \\ \hline 1000 \end{array} \quad \begin{array}{r} 3 \\ + 5 \\ \hline 8 \end{array}$$

for answer check

$$\begin{aligned} \text{Q. } 1011 \cdot 011 &= A \\ 1100 \cdot 101 &= B \end{aligned}$$

$$11000 \cdot 000$$

A check karne ke liye A ka decimal no. karta
B ka Decimal no. karta aur dono ko Add
karne ke check the Ans decimal no. is
similar.

$$A_2 (1011 \cdot 011)_2 = (?)_{10}$$

$$\begin{aligned} &= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 10 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \\ &= 8 + 2 + 1 + 0.5 + 0.25 = 11.75 \end{aligned}$$

$$B_2 (1100 \cdot 101)_2 = (?)_{10}$$

$$\begin{aligned} &= 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} \\ &= 8 + 4 + 0.5 + 0.125 = 12.625 \end{aligned}$$

A + B

$$11.75 + 12.625 = 24$$

$$\text{Ans. } \rightarrow 11000 \cdot 000$$

$$= 2^4 + 2^3 + 0 + 0 + 0 = 16 + 8 = 24 \quad \text{Ans}$$

Binary subtraction

Four basic rules for binary subtraction

Case	A	B	subtraction	Borrow
1	0	0	0	0
2	1	0	1	0
3	1	1	0	0
4	0	1	1	1

$$10 - 1 = 1$$

example ⁽²⁾

A = (11011)₂ and B = (10110)₂ to subtract

$$\begin{array}{r}
 11011 \\
 - 10110 \\
 \hline
 00101
 \end{array}$$

Thus the subtraction is = 00101

Q. $10111.1 - 1001.1$

$$\begin{array}{r}
 10111.1 \\
 - 1001.1 \\
 \hline
 10010
 \end{array}$$

01000.0

Ans

Convert $(38)_{10}$ and $(29)_{10}$ into their binary equivalents

2	38	0
2	19	1
2	9	1
2	4	0
2	2	0
	1	1

2	29	1
2	14	0
2	7	1
2	3	1
	1	1

$(38)_{10} = (100110)_2$

$(29)_{10} = (11101)_2$

$A = 100110$

$B = 11101$

$A - B =$

```

      100110
    - 011101
    -----
      001001
  
```

Column 4: $10 - 1 = 1$

Column 5: $10 - 1 - 1 = 0$

Column 6: $2 - 1 - 1 = 0$

Column $\rightarrow 4 : 10 - 1 = 1$

Column $\rightarrow 5 : 10 - 1 - 1 = 0$

$2 - 1 - 1 = 0$

Addition of binary number system:

eg → 1001 तथा 0011 का योग

$$\begin{array}{r} 0 \\ 1001 \\ + 0011 \\ \hline 1100 \quad \text{Ans} \end{array}$$

eg: 1001 तथा 1011

$$\begin{array}{r} 1001 \\ + 1011 \\ \hline 10100 \quad \text{Ans} \end{array}$$

eg. 110011 तथा 101101

$$\begin{array}{r} 110011 \\ + 101101 \\ \hline 110000 \quad \text{Ans} \end{array}$$

eg: 11111 तथा 010101

$$\begin{array}{r} 11111 \\ + 010101 \\ \hline 110100 \quad \text{Ans} \end{array}$$

eg 11010 तथा 11100

$$\begin{array}{r} 11010 \\ + 11100 \\ \hline 110110 \quad \text{Ans} \end{array}$$

Subtraction of binary number system

eg: $(1011)_2 - (0101)_2$

$$\begin{array}{r} 1011 \\ - 0101 \\ \hline 0110 \end{array}$$

Ans

eg: $1100 \cdot 100 - 111 \cdot 101$

$$\begin{array}{r} 1100 \cdot 100 \\ - 111 \cdot 101 \\ \hline 100 \cdot 111 \end{array}$$

Ans

eg: $1100 - 1010$

$$\begin{array}{r} 1100 \\ - 1010 \\ - 0010 \\ \hline 0100 \end{array}$$

Ans

eg. $100 - 110 \cdot 01$

$$\begin{array}{r} 100 \cdot 00 \\ - 010 \cdot 01 \\ \hline 010 \cdot 11 \end{array}$$

Ans

Decimal Binary

1's Complement Number

किसी भी वास्तविक संख्या के सभी 0 को 1 में और सभी 1 को 0 में बदल देने पर

1's complement प्राप्त होगा। $0 \rightarrow 1$
या $1 \rightarrow 0$

1's complement के लिए binary के symbol 1 से घटाया जाता है।

ex $\rightarrow 10011 \Rightarrow 11111$

$0 \rightarrow 1$
 $1 \rightarrow 0$

01100 Ans

2's Complement Number

किसी संख्या के 1's complement में 1 जोड़ने पर प्राप्त संख्या को उस संख्या का 2's complement कहते हैं।

$2's \text{ complement} = 1's \text{ complement} + 1$

ex $\rightarrow 101110$

1's complement = 010001

2's complement = 010001

+1
10010 Ans

Decimal

9's Complement Number

किसी Decimal संख्या का 9's complement प्राप्त करने के लिए उसमें प्रत्येक अंक को 9 से घटाया जाता है। 9 से इन्वर्स बरीक 9 प्रतीक symbol है Decimal का

eg → 215 का 9's Complement

$$\begin{array}{r} 999 \\ - 215 \\ \hline 784 \end{array}$$

10's Complement Number

किसी संख्या को 9's complement में जोड़ने पर प्राप्त संख्या को उस संख्या का 10's complement कहते हैं।

$$10's \text{ Complement} = 9's \text{ complement} + 1$$

415 का 10's complement

$$\begin{array}{r} 999 \\ - 415 \\ \hline 584 \end{array}$$

9's complement

10's Complement इस का $584 + 1$

$$= 585 \text{ Ans.}$$

Signed form and unsigned form

Signed form → वह संख्या जो positive थी है और negative भी

eg: 5, +5, -5, 6, -2

Unsigned form → वह संख्या जो केवल positive थी है

eg: 6, 7, 8, 9

Signed form → उसमें हमें computer को बनाना पड़ेगा कि ये positive है या negative - क्योंकि computer binary समझता है तो

1 → Negative (-) 0 → positive (+)

-5 = 1101 eg.

Signed form तीन प्रकार के होते हैं

(1) sign magnitude form :

उसमें positive same होगा negative के लिए use करेंगे।

13 → 01101 यहाँ 13 के भागों कुछ नहीं मतलब उनलिये 0 लगाए

-5 → 1101
 |
 sign (-)

2) 1's Complement signed form

इसमें positive का तो same निकाले है लेकिन negative का पहले 1's complement निकाले है फिर 1 या 0 positive और negative के स्थान से लगाते है।

13 → 01101 (positive same same से जैसे होगा)

-5 → पहले 5 का 1's complement

+5 = 0101	-5 = 1010	या 5 = 101
complement = 1010		comple = 010
		⊖ 5 = 1010
		⊕ 1 = 1011

-4 → पहले 4
+4 → 0100

complem -4 → 1011 Ans.

3) 2's Complement signed form

इसमें भी positive same होगा लेकिन negative के लिए पहले उस संख्या का 2's complement निकालेंगे।

13 → 01101

-5 → 10101

5 = 101

या 5 = 0101

2's Comp = 010

= 5 = 1010

⊖ 5 = 1011

+1

11

sign के लिए 1 लगा देंगे

011

1011

Ans.

Homework

Q.5] Add the following binary number :-

(a) $11011 + 1101 = 10100$

$$\begin{array}{r} 11011 \\ + 1101 \\ \hline 10100 \end{array}$$

Ans $\rightarrow 10100$

(b) $1011 + 1101 + 1001 + 1111 = 110000$ Ans

$$\begin{array}{r} 1011 \\ + 1101 \\ \hline 11000 \end{array} \quad \begin{array}{r} 11001 \\ + 1001 \\ \hline 10000 \end{array} \quad \begin{array}{r} 10001 \\ + 1111 \\ \hline 11000 \end{array}$$

Ans $\rightarrow 110000$

(c) $10111.101 + 11011.011 = 110110.111$

$$\begin{array}{r} 10111.101 \\ + 11011.011 \\ \hline 110110.111 \end{array}$$

Ans $\rightarrow 110110.111$

(d) $1010.11 + 1101.10 + 1001.11 + 1111.11 = 11001.11$

$$\begin{array}{r} 1010.11 \\ + 1101.10 \\ + 1001.11 \\ + 1111.11 \\ \hline 11001.11 \end{array}$$

$$\begin{array}{r} 11010.11 \\ + 1101.10 \\ \hline 11000.01 \end{array} \qquad \begin{array}{r} 11000.01 \\ + 1001.11 \\ \hline 10010.00 \end{array} \qquad \begin{array}{r} 10010.00 \\ + 1111.11 \\ \hline 11001.11 \end{array}$$

Ans = 11001.11

2.5) Subtract the following binary numbers =

(a) $1011 - 101 = 0110$

$$\begin{array}{r} 1011 \\ - 101 \\ \hline 0110 \end{array} \text{ Ans}$$

(b) $10110 - 1011 = 01011$ Ans

$$\begin{array}{r} 10110 \\ - 1011 \\ \hline 01011 \end{array} \text{ Ans}$$

(c) $1100.10 - 111.01 = 0101.01$

$$\begin{array}{r} 1100.10 \\ - 111.01 \\ \hline 0101.01 \end{array} \text{ Ans}$$

(d) $10001.01 - 1111.11 = 00001.10$ Ans

$$\begin{array}{r} 10001.01 \\ - 1111.11 \\ \hline 00001.10 \end{array} \text{ Ans}$$

1	1	0
0	1	0
1	0	0
0	0	0
1	1	
1	1	
0	1	0
0	1	0
1	0	0
0	0	0
1	1	

★ प्रश्न question में 12 bit दिया है इसलिए हमारा Answer में 12 bit का होना चाहिए उसके लिए हमें कागज पर 12 bit का रोल - है तो जगह तक लगाना है जब तक bit 12 ना जाए

Q.10 Find the 12-bit 2's complement form of following decimal number -

(a) -37

Binary form \rightarrow ~~100101~~ $(100101)_2$

2	37	1	↑	= 100101 = 37
2	18	0		
2	9	1		
2	4	0		
2	2	0		
2	1	1		

$(-)$ $1100101 = -37$

$+37 = (100101)_2$

2's complement = ~~011010~~ -37 का 2's complement

+1

~~011011~~ Any

1011011

Ans \rightarrow 111111011011 Any

यहाँ (-) है इसलिए (3)

2's complement form of 1011011 Any

(b) -173

2	173	1	↑	= (10101101) ₂ = 173
2	86	0		
2	43	1		
2	21	1		
2	10	0		
2	5	1		
2	2	0		

$1101011001 = -173$

$+173 = 1010101101$

2's Complement = 01010010100001 - 173 or 2's complement
 11 = 10101001
 01010010
 1111010111 = 1111010111 Ans.

(c) -65.5

2	64	1
2	32	0
2	16	0
2	8	0
2	4	0
2	2	0
2	1	1

$= (1000001)_2$

$0.5 \times 2 = 1.0$

$(1000001.1)_2$

$(1.100001)_2$

$65.5 = 1000001.1$

$-65.5 = 1100001.1$

2's complement $\rightarrow 0111110.0$

0111110.1

$(1111011110.1)_2$ Ans

65.6 or 2's complement form of 0111110.1 Ans

-65.6 or 2's complement 10111110.1 Ans

$= (11110111110.1)_2$ Ans

(d) -197.5 Decimal

2 ⁸	197	1
2 ⁷	98	0
2 ⁶	49	1
2 ⁵	24	0
2 ⁴	12	0
2 ³	6	0
2 ²	3	1
2 ¹	1	1

$(11000101)_2$

$.5 \times 2 = 1.0$

$(11000101.1)_2$ Binary

$197.5 = 11000101.1$

~~$197.5 = 11000101.1$~~

1's complement = 000111010.0

2's complement = 1000111010.1 Ans

2's complement of ~~000111010.1~~

$\Rightarrow (1100111010.1)_2$ Ans

(2.11) Find the 10-bit 1's complement form of the following decimal number

(a) -97

2	97	1
2	48	0
2	24	0
2	12	0
2	6	0
2	3	0
	1	1

+97
01000010
↓ 1's com
10111110
↓ 2's
11111111

) mgn

$= (1000001)_2$

97 = 1000001
+ 97 = 01000010
2's complement → 10111110
1's complement = 11111011

(b)

2	994	0
2	112	0
2	56	0
2	28	0
2	14	0
2	7	1
2	3	1
	1	1

+994
01110000
↓ 1's
10001111
↓ Ans
1111001111

$(11100000)_2 = 994$

+994 = 00001110
1's complement = 11110001
2's complement = 11110001

= 111100011111

Q.14 Represent the following decimal numbers in 8 bit.

- (i) sign magnitude form
- (ii) sign 1's complement
- (iii) sign 2's complement

Q.15 (a) +14

binary form = 1110

Question 14 8 bit में
(+) के लिए 0 लाना

sign magnitude form = 01110 = 00001110

sign 1's complement = 01110 = 00001110

sign 2's complement = 01110 = 00001110

Q.15 Convert the following octal number to hexadecimal

(a) $(256)_8 = (?)_2$


2 5 6
010 101 110

$256 = (00010101110)_2 = (?)_{16}$

(0AE)₁₆ Ans

(b) $(3035)_8 = (?)_{16}$

$(3035)_8 = (?)_2$



$= (011000011101)_2$

$(011000011101)_2 = (?)_{16}$

$(011000011101)_2$

= 41D Answer

(c) $(762.46)_8 = (?)_{16}$

Octal to binary

$(762.46)_8 = (?)_2$

762.46

$(00111110010.100110)_2 = (?)_{16}$

$= (00111110010.100110)_2$

= 3F2.98

$$(d) (6054.263)_8 = (?)_{16}$$

$$(6054.263)_8 = (?)_2$$

$$= (110000101100.010110011)_2 = (?)_{16}$$

$$= (\underline{110000101100} . \underline{010110011000})_2$$

$$= (C2C.8598)_{16} \quad \text{Ans.}$$

Q.16 Convert the following hexadecimal number to octal

$$(a) (2AB)_{16} = (?)_8$$

$$(2AB)_{16} = (?)_2$$

$$= (\underline{001010101011})_2 = (?)_8$$

$$= (1253)_8 \quad \text{Ans.}$$

$$(b) (42FD)_{16} = (?)_8$$

$$= (0010010111111011)_2 = (?)_8$$

$$= (041375)_8 \quad \text{Ans.}$$

(c) $(4F7.A8)_{16} = (?)_2$

$= (010011110111 \cdot 110101000000)_2$

$= (2367.520)_8$

Ans.

(d) $(BC70.0E)_{16}$

$= (1011011110001110000 \cdot 000011100)_2$

$= (136160.034)_8$

Ans.

Q.17 Convert the following octal number to decimal

Q. $(463)_8$

$= 8^2 \times 4 + 8^1 \times 6 + 8^0 \times 3$

$= (307)_{10}$

Ans.

Q. $(2056)_8$

$= 8^3 \times 2 + 8^2 \times 0 + 8^1 \times 5 + 8^0 \times 6$

$= 1070$

Ans.

Q. $(9054.64)_8$

$$= 8^3 \times 9 + 8^2 \times 0 + 8^1 \times 5 + 8^0 \times 4 + 8^{-1} \times 6 + 8^{-2} \times 4$$

$$= (1068.8125)_{10} \text{ Ans}$$

Q. $(6534.04)_8$

$$= 8^3 \times 6 + 8^2 \times 5 + 8^1 \times 3 + 8^0 \times 4 + 0 \times 8^{-1} + 8^{-2} \times 4$$

$$= 3420.0625 \text{ Ans}$$

2.18 Convert the following decimal numbers to octal

(a) $(287)_{10} = (?)_8$

2	287	1
2	143	1
2	71	1
2	35	1
2	17	1
2	8	0
2	4	0
2	2	0
	1	1

$(10001111)_2$

$= (437)_8$

8	287	7
8	358	3
	4	4

$(437)_8$

(b) (3956)₁₀

8	3956	4
8	494	6
8	61	5
	7	3

(7464)₈ Ans

(c) 420₁₀

8	420	4
8	52	4
	6	6

(644)₈ Ans

$6 \times 8 = 48 \quad 4$

$81 \times 8 = 648 \quad 6$

$4 \times 8 = 32 \quad 3$

(644.463)₈

(d) 8476.47₁₀

8	8476	4
8	1059	3
8	132	4
8	16	0
	2	2

(20434)₈

$43 \times 8 = 344 \quad 3$

$74 \times 8 = 592 \quad 5$

$132 \times 8 = 1056 \quad 4$

(20434.955)₈ Ans

Q.24 Convert the following hexadecimal number to binary

(a) $(C2D)_{16} = (?)_2$

$= (1100\ 0010\ 1000)_{2}$ Ans.

(b) $(F297)_{16} = (?)_2$

$= (1111\ 0010\ 1001\ 0111)_{2}$ Ans.

(c) $(AF9.B0D)_{16} = (?)_2$

$= (1010\ 1111\ 1001 . 1011\ 0000\ 1101)_{2}$ Ans.

(d) $(E79A.CA4)_{16}$

$= (1110\ 0111\ 1001\ 1010 . 0110\ 1010\ 0100)_{2}$ Ans.

Q.25 Convert the following binary to hexadecimal

(a) $(10110)_2 = (?)_{16}$

$= (0001\ 0110)$

$= (16)_{16}$ Ans.

(b) $(1011011011)_2 = (?)_{16}$

$= (001011011011)_2$

$= (2DB)_{16}$ Ans

(c) $(110110111.01111)_2 = (?)_{16}$

000110110111.01111000

$(1B7.78)_{16}$ Ans

(d) $(1101101101101.101101)_2 = (?)_{16}$

$(0001101101101101.10110100)_2$

$(1B6D.B4)_{16}$ Ans

Q.26 Convert the following hexadecimal to decimal

(a) ABC

$= 16^2 \times A + 16^1 \times B + 16^0 \times C$

$= 2742$ Ans

(b) 2EB7

$= 2 \times 16^3 + E \times 16^2 + B \times 16^1 + 7 \times 16^0$

$= 11959$ Ans

(c) $A08F.EA$

$$= A \times 16^3 + 0 \times 16^2 + 8 \times 16^1 + 16^0 \times F + 16^{-1} \times E + 16^{-2} \times A$$

$$= (41,103.9141)_2 \text{ Ans}$$

(d) $8EA7.8F47.AA$

$$= 8 \times 16^3 + E \times 16^2 + A \times 16^1 + 7 \times 16^0 + 8 \times 16^{-1} + F \times 16^{-2} + 4 \times 16^{-3} + 7 \times 16^{-4} + A \times 16^{-5} + A \times 16^{-6}$$

$$= 36423.668$$

Q.11. Find the 19 bit 1's complement form of the following decimal number

(a) -905.75

9	905	1
9	102	0
9	51	1
9	25	1
9	12	0
9	6	0
9	3	1
1	1	1

$$\begin{aligned} 0.75 \times 2 &= 1.50 & 1 \\ 0.50 \times 2 &= 1.0 & 1 \end{aligned}$$

$$(11001101)$$

$$905.75 = (11001101.11)_2$$

905.75 of 1's complement = 001100010.00

-905.75 of 1's complement = 1100110010.00

(d) -29.375

2	29	1
2	14	0
2	7	1
2	3	1
	1	1

(11101)

• 375 x 2 = 0.750 0
 • 75 x 2 = 1.50 1
 • 50 x 2 = 1.0 1

29.375 = (11101.011)₂

29.375 का Complement = 00010.100

-29.375 का Complement = 100010.100 Ans

Q.14

8 bit

- (1) sign magnitude
- (2) sign's complement
- (3) 2's complement

Q. (b) +27

2	27	1
2	13	1
2	6	0
2	3	1
	1	1

(11011)₂

8 bit है

8 bit है +

चाहिए + = 0, - = 1

sign magnitude = 11011 = 00011011

sign's magnitude = 11011 = 00011011

sign's magnitude -11011 = 00011011

* Positive का magnitude same

(c) 145

2	45	1	↑ (101101)
2	22	0	
2	11	1	
2	5	1	
2	2	0	
2	1	1	

Question में 8 bit है तो
के 8 bit होगा यदि

Sign magned: 101101 = 00101101 Ans

Sign 1's complement = 101101 = 00101101 Ans

Sign 2's complement = 101101 = 00101101 Ans

(d) -17

2	17	1	↑ = 10001
2	8	0	
2	4	0	
2	2	0	
2	1	1	

मे 6 bit है तो उसे 7 bit में बदलाने में

-17 का Sign magned = 110001 = 11110001

Sign 1's complement +17 = 010001

= 101110 = 11101110

Sign 2's complement = 101110

अगर question में 8 bit दिया है तो 8 bit बनाना है
अगर + है तो 0 लगाकर
अगर - है तो 1 लगाकर

(e) - 37

2	37	1
2	18	0
2	9	1
2	4	0
2	2	0
	1	1

$= (100101)$

7 bit 8 bit

- 37 का sign magnitude = 1100101 = 11100101

+ 37 का sign 1's complement = 0100101 = 11011010

101011010 Ans

- 37 का sign 2's = 1011011 Ans

= 11011011

(f) - 76

2	76	0
2	38	0
2	19	1
2	9	1
2	4	0
2	2	0
	1	1

Signed magnitude from -76 = 1100100

= 11100100

sign 1's magnitude from -76 = 1011011

↳ = 11011011 Ans

sign 2's magnitude from -76 = 1011010

= 11011010 Ans 1011100

* Subtraction को easy करने के लिए
Complement का Use करते हैं।

Page: 65
Date: / /

A positive number को भी represent करने के लिए sign form में उसका magnitude का equivalent binary लिखेंगे और MSB में 0 जोड़ देंगे।

ex
उदा

+14 = 00001110 (sing magnitude और sign 1's & 2's sing same)

Binary Multiplication

	A	B	Multiplication
Case 1	0 x 0		0
Case 2	1 x 0		0
Case 3	0 x 1		0
Case 4	1 x 1		1

Question

$$\begin{array}{r}
 1101 \\
 \times 101 \\
 \hline
 1101 \\
 0000 \\
 1101 \\
 \hline
 100001
 \end{array}$$

Ans 100001

2.8 Multiply the following binary number by the computer method

(a) 1011 x 11

$$\begin{array}{r} 1011 \\ \times 11 \\ \hline 1011 \\ 1011 \times \\ \hline 10001 \end{array}$$

Ans = 10001

(b) 1001×101

$$\begin{array}{r} 1001 \\ \times 101 \\ \hline 1001 \\ 0000 \\ 1001 \times \\ \hline 101101 \end{array}$$

Ans = 101101

(c) 1100×110

$$\begin{array}{r} 1100 \\ \times 110 \\ \hline 0000 \\ 1100 \times \\ 1100 \times \\ \hline 100100 \end{array}$$

Ans = 100100

(d) 1111×100

$$\begin{array}{r} 1111 \\ \times 100 \\ \hline 0000 \\ 0000 \times \\ 1111 \times \\ \hline 111100 \end{array}$$

Ans = 111100

Binary division ÷

1011

	A	B	Division
Case 1	0 ÷ 1	1	0
Case 2	1 ÷ 1	1	1
Case 3	0 ÷ 0	0	0
Case 4			

eg:

101101 ÷ 110

110) 101101 (111.1

- 110

1010

- 110

1001

- 110

00110

- 110

x

Ans: 111.1

Answer check ÷

101101 = $2^5 \times 1 + 2^4 \times 0 + 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 1$
 = $32 + 0 + 8 + 4 + 1 = 45$

110 = $2^2 \times 1 + 2^1 \times 1 + 0 = 6$

$\frac{45}{6} = 7.5$

111.1 = $2^2 \times 1 + 2^1 \times 1 + 2^0 \times 1 + 2^{-1} \times 1$
 = $4 + 2 + 1 + .5$

= 7.5

match Ans is right

Homework

2.7

Divide the following binary numbers.

(a) 1010 by 11

$$\begin{array}{r}
 11 \overline{) 1010} \quad (11.0101) \\
 \underline{- 11} \\
 1000 \\
 \underline{- 11} \\
 0010 \\
 \underline{- 00} \\
 100
 \end{array}$$

1010 = A(10)

10 = 3.33

11 = 3

$$\begin{aligned}
 1101 &= 8 + 2^{-1} \times 0 + 2^{-2} \times 1 + 2^{-3} \times 0 + 2^{-4} \times 1 \\
 &= 8 + 0.25 + 0.625 \\
 &= 8.875
 \end{aligned}$$

1010 divide by 11 Ans → 11.0101

(b) 11110 by 101

$$\begin{array}{r}
 101 \overline{) 11110} \quad (110) \\
 \underline{- 101} \\
 01101 \\
 \underline{- 101} \\
 00000 \\
 \underline{\times 0000} \\

 \end{array}$$

Ans → 110

(c) 11011 by 10.1

$$\frac{11011}{10.1} = \frac{110110}{101}$$

101	110110	1110	1010.1100	101	110110
	- 101				- 101
	011				011
	- 101				- 00
	010				11
	- 101				- 101
	000				100
	- 0000				- 000
					000
					1001
					- 101
					010
					- 00
					100
					- 101
					010
					- 101
					000

Ans = 1010.1100

(d) 11011.1 by 101 = 101.00011001100

101	11011.1	1011.0001100
	- 101	
	011	
	- 00	
	11	
	- 101	
	010	
	- 101	
	000	
	- 000	
	000	
	- 101	
	010	
	- 101	
	000	
	- 000	
	000	
	- 101	
	010	
	- 101	
	000	

Ans = 101.00011001100

HW

2.9

Divide the following binary numbers by the computer method

(a) 1011 by 10

$$10 \overline{) 1011} \begin{array}{r} 101 \\ \underline{-101} \\ 0011 \\ \underline{-0010} \\ 0001 \end{array}$$

$$\underline{-101} \quad 1011$$

$$01011$$

$$\underline{-0001} \quad 10001$$

$$111$$

$$\underline{-10} \quad 0010100$$

$$01000$$

$$\underline{0100} \quad 01000$$

$$1011 \times x$$

$$01110$$

Ans = 101.1

(b) 110010 by 101

$$01000$$

$$101 \overline{) 110010} \begin{array}{r} 1010 \\ \underline{-101} \\ 0010 \\ \underline{-00} \\ 101 \\ \underline{-101} \\ 0000 \\ \underline{-0000} \\ 0000 \end{array}$$

$$\underline{-101} \quad 0010$$

$$0010$$

$$\underline{-00} \quad 101$$

$$101$$

$$\underline{-101} \quad 0000$$

$$0000$$

$$\underline{-0000} \quad 0000$$

x

Ans = 1010

② 1100100 by 1101

X 1101) 1100100 (101.00111
 - 1101
 1000
 - 0000
 10000
 - 1101
 00110
 - 000
 1100
 - 000
 11000
 - 1101
 1010
 - 1101
 10010
 - 1101
 010100
 - 1101
 00111

✓ 111.1011000
 1101) 1100100
 - 1101
 11000
 - 1101
 101101
 - 1101
 10010
 - 1101
 001010
 - 0000
 010100
 - 1101
 001110
 - 1101
 00010
 010100 (101.00111)
 - 1101
 101 101
 0100 - 000
 00 1000

Answer = 111.1011000

0000
 0000

X

(d) 10000 by 1010

$$1010 \overline{) 10000} \quad (11 \cdot 0110001100)$$

$$\begin{array}{r}
 1010 \\
 001110 \\
 \hline
 - 1010 \\
 \hline
 \times 1000 \\
 \hline
 - 0000
 \end{array}$$

$$\begin{array}{r}
 10000 \\
 - 1010 \\
 \hline
 01100
 \end{array}$$

$$\begin{array}{r}
 01100 \\
 - 1010 \\
 \hline
 0100 \\
 - 000 \\
 \hline
 1000
 \end{array}$$

Ans = 11.0110001100

(e) 11 by 10011

$$10011 \overline{) 11} \quad (1010000010011)$$

$$\begin{array}{r}
 - 11 \\
 \hline
 - 0 \\
 - 0 \\
 \hline
 000 \\
 - 000 \\
 \hline
 1 \\
 - 0 \\
 \hline
 10 \\
 - 00 \\
 \hline
 100 \\
 - 11 \\
 \hline
 010
 \end{array}$$

Ans = 1000.0101.10001

01.11110 -

Subtraction Using 1's & 2's Complement

Using 1's Complement

rule: सबसे पहले 0 लगाकर ऊपर और नीचे के digits व्यक्त बना है

1) पहले जिसमें माइनस लगा है उसका 1's complement निकालना है।

2) ∴ $A + (-B)$ के लिये A से फिर ऊपर वाले के साथ 1's complement को जोड़ना है।

और जोड़ने पर यदि last में carry आए तो उसे LSB में जोड़ देना है।
असल मतलब carry है तो वह धनात्मक है।

(3) यदि carry नहीं है तो उसका मतलब वह Negative है और Negative sign लगाकर Ans की फिर से 1's complement लम्बे-नीके निकालें।

Question $10001.01 - 01111.10$

$$\begin{array}{r} 10001.01 \\ - 01111.10 \\ \hline \end{array}$$

Since negative sign is assign with the number 1111.10

11
0
000
000
L
01
00
001
11
010

Hence taking 1's complement of $0111 \cdot 10$

$$1's \text{ complement of } 0111 \cdot 10 = 10000 \cdot 01$$

$$10001 \cdot 01 + (-1111 \cdot 10)$$

$$\begin{array}{r} 10001 \cdot 01 \\ + 10000 \cdot 01 \\ \hline 10001 \cdot 10 \end{array}$$

Since carry have generated here, therefore result in 10001.10

Add the final carry in LSB

$$\begin{array}{r} 10001 \cdot 10 \\ + 00001 \cdot 10 \\ \hline 10001 \cdot 11 \end{array}$$

Ans

Question: $1111 \cdot 10 - 10001 \cdot 01$

Solve: $1111 \cdot 10 + (-10001 \cdot 01)$

Given

$A = 1111 \cdot 10$ $B = (-10001 \cdot 01)$

Here number A is positive & B is Negative

so we have to take the 1's complement of B

- Convert number B to 1's complement into $(10001 \cdot 01)$, 1's complement = $011110 \cdot 10$

e) Add 1's complement of A to number B in 10's complement

$$\begin{array}{r}
 0111 \cdot 10 \\
 1's\ comp\ 1000 \cdot 10 \\
 \hline
 10001 \cdot 00
 \end{array}
 \quad
 \begin{array}{r}
 0110111 \cdot 10 \\
 + 01110 \cdot 10 \\
 \hline
 10111010 \cdot 00
 \end{array}
 \quad
 \begin{array}{l}
 \boxed{10} \quad \boxed{1111010} \\
 \downarrow \\
 \text{Final carry}
 \end{array}
 \quad
 \begin{array}{r}
 100001 \cdot 00 \\
 \text{Result: Ans}
 \end{array}$$

As the final carry is 0, the answer is negative and its 1's complement form

So convert the Ans into its true form as follows

$$\begin{array}{r}
 11110 \cdot 00 \text{ is 1's complement} \\
 = -00001 \cdot 11 \text{ Ans}
 \end{array}$$

Subtraction, or using 1's complement and the ans

$$\text{is } -00001 \cdot 11 \cdot (100001 - 1) + 01111$$

Question: Subtract using 1's Complement

(1) $(1010)_2 - (1011)_2$

step 1) obtain 1's complement of 1011

$$\begin{array}{r}
 1011 \\
 1's\ comp \\
 \hline
 0100
 \end{array}$$

Add $(1010)_2$ and 1's complement of $(1011)_2$

1st number : 1010 1001
1's complement of 2nd number : 0100 1011

Final carry $\boxed{0}11 = 11$

As carry is not generated because MSB therefore answer is negative and in 1's complement form

3) Convert the answer into its true form

$1110 \xrightarrow{\text{Invert}} 0001$

Thus the answer is $(0001)_2$

~~Question: Add $(1010)_2$ and $(1011)_2$ in 1's complement form.~~

~~let $A = 1010$ $B = 1011$
 $B = (1011)_2 = (0100)_2$~~

~~Obtain 1's complement of $(1011)_2$:
 $(1011)_2 \xrightarrow{1's\ comp} 0100$~~

~~Add A to 1's complement of B~~

1010
 $+ 1010$
Final carry $\boxed{1}100$

True form = 0100
 $+ 1$
 0101 Ans

Question: $(1001)_2 - (1101)_2$

$$\begin{array}{r} 1001 \\ - 1101 \\ \hline \end{array}$$

Let $A = 1001$, $B = 1101$

1) Obtain 1's complement of $(1101)_2$

$$1101 \xrightarrow{\text{1's Compl}} 0010$$

2) Add A to 1's complement of B

$$\begin{array}{r} 1001 \\ + 0010 \\ \hline 1011 \end{array}$$

Final carry = 0

As final carry is not generated the answer is negative and it has 00 in

~~Thus $(1001)_2 - (1101)_2 =$~~

~~1011 or 1's complement = $(0100)_2$~~

~~The Answer is $(-0100)_2$~~

Subtraction Using 2's Complement

2's complement :-

1) Subtraction के लिए पहले उपर और नीचे दोनों bits equal करने हैं।

2) जिसमें negative दिशा लगा है उसे 2's complement लेना है।

3) पहले उपर वाले नंबर में 2's complement की जोड़ देना है।

4) यदि final carry आए तो ^{MSB} last bit में उस carry को ignore करना है और वह positive number होगा।

5) यदि final carry 0 है/आए ही ना तो Answer का पुनः 2's complement निकलना है।

Question 1010 - 0101 using 2's complement

$$\begin{array}{r} \text{let } A = 1010 \\ - 0101 \\ \hline \end{array}$$

$$\begin{array}{r} \text{let } A = 1010 \\ B = 0101 \\ \hline \end{array}$$

obtain 2's complement of (0101)

$$0101 \xrightarrow{\text{2's complement}} 1010 \xrightarrow{\text{Add } 1} 1011$$

Add A to 2's complement of B

$$1010$$

$$+ 1011$$

$$\hline \text{Final } 110101$$

Ignore the carry

As carry is generated the answer is positive and it's true because (0101) is Answer

(1000) -

Question: 2 $1001 - 1101$ Sub. Using 2's complement

let $A = 1001$, $B = 1101$

→ obtain 2's complement of (1101)

$$1101 \xrightarrow{1'sc} 0010 \xrightarrow{Add\ 1} 0011$$

→ Add A to 2's complement of B

$$\begin{array}{r} 1001 \\ + 0011 \\ \hline 1100 \end{array}$$

Final carry = 0
Carry is not generated
the Ans is negative and its 2's complement

~~1100 2's complement of Ans~~

$$1100 \xrightarrow{1'sc} 0011 \xrightarrow{Add\ 1} (0100) \text{ Ans}$$

Q. 3) Subtract using 2's complement

$$1010 - 1011$$

obtain 2's complement of 1011

$$1011 \xrightarrow{1'sc} 0100 \xrightarrow{+1} 0101$$

Add 1010 to 2's complement

$$\begin{array}{r} 1010 \\ + 0101 \\ \hline 1111 \end{array}$$

Carry not generated
the ans is negative
Ans is 2's complement

$$-(0001)_2 \text{ Ans}$$

Subtraction using 1's & 2's complement

Q. $10110 - 1011$

0110110
 01011

Using 1's complement

Obtain 1's complement of (1011)

$1011 \xrightarrow{1's\ c} 10100$

Add 10110 and 1's complement of 1011

$$\begin{array}{r} 10110 \\ + 10100 \\ \hline 1\ 10100 \end{array}$$

Carry is generated it is positive
True form is 10100

Using 2's complement

$10110 - 01011$

Obtain 2's complement of (01011)

$01011 \xrightarrow{1's\ c} 10100 \xrightarrow{+1} 10101$

Add 10110 and 2's complement of 01011

$$\begin{array}{r} 10110 \\ + 10101 \\ \hline 10101 \end{array}$$

Carry is generated
True form is 10101

Ans. $\rightarrow 10101$

$11010 - 01010 = 10100$

Subtraction Using 1's & 2's Complement

Q. $01011 - 110110$

Using 1's complement

Obtain 2's complement of 10110

$10110 \rightarrow 01001$

Add 01011 and 01001

$$\begin{array}{r}
 01011 \\
 + 01001 \\
 \hline
 10100
 \end{array}$$

Carry is not generated
the answer is negative
and it's true form of 2's complement of Ans

$10100 \xrightarrow{1's} -01011$ Ans

Using 2's Complement ($01011 - 10110$)

Obtain 2's complement of 10110

$10110 \xrightarrow{2's} 01001 \xrightarrow{+1} 01010$

Add 01011 & 2's complement of 10110

$$\begin{array}{r}
 01011 \\
 + 01010 \\
 \hline
 10101
 \end{array}$$

Carry not generated
the answer is negative

and it's true form of 2's Com

$10101 \xrightarrow{1's} 01010 \xrightarrow{2's} -01011$ Ans

Subtraction using 1's & 2's Complement

Q. $1100.10 - 0111.01$

$1100.10 - 10.1111$
 $- 0.1111.01$

Using 1's Complement

obtain 1's complement of (0111.01)

$0111.01 \xrightarrow{1's} 1000.10$

Add 1100.10 and 1's Complement

1100.10
 $+ 1000.10$
 0111.01

Carry generated, Ans is positive

$0101.01 + 1 = 0101.10$ Ans

Using 2's Complement ($1100.10 - 0111.01$)

obtain 2's complement of 0111.01

$0111.01 \xrightarrow{1's} 1000.10 \xrightarrow{Add 1} 1000.11$

Add 1100.10 and 2's complement

1100.10
 $+ 1000.11$
 10101.01

Carry is generated the Ans is positive

True form of Ans is (0101.01)

(Carry is ignored after 2's Com)

Subtraction using 1's & 2's complement

Q:- $111.01 - 1100.1011$

Using 1's complement

Obtain 1's complement of 1100.10

$1100.10 \rightarrow 0011.01$

Add 111.01 and 0011.01

0111.01

$+ 0011.01$

1010.10

Carry is not generated so the answer is negative and it's true form

1010.10 is complement = 0101.01 Ans

Using 2's complement

$(111.01 - 1100.10)$

Obtain 2's complement

$1100.10 \xrightarrow{1's} 0011.01 \xrightarrow{2's} 0011.10$

Add 111.01 and 2's complement

0111.01

$+ 0011.10$

1011.01

Carry is not generated the answer is Negative

The true form of

$1011.01 \xrightarrow{2's\ com} 0100.10 \xrightarrow{+1}$

$\xrightarrow{+1} 0101.01$ Ans

① Weighted :

इस code जिसे position weighted principal apply होता है उसे weighted कोटी है।

Codes :

Computers and other digital circuits process data in the binary format.

Various binary codes are used to represent data which may be numeric, alphabet and special characters.

Although in every code used information is presented in binary form. The information is possible only if the code in which this information is available is known.

Note :

byte - A group of eight bit

nibble - A group of four bit

LSB - (Least significant decimal bit)

The sign most bit of a binary number it has the least weight.

most significant

MSB = The left-most bit of a binary number

① Numeric code -

- 1) weighted 2) non-weighted 3) self complementing
 4) Sequential 5) Error detecting 6) Redundant 7) cyclic

(1) Weighted code :-

Weighted code जैसे binary code को कहा जाता है जो position weighing principle के rule को follow करता है। That means number के हर उस position का weight fix / specific होते हैं।

Example:- 8421, 2421, 84-2-1

* Weighted code में 4 bit के group के number में represent किया जाता है।

(2) Non-weighted code :-

Non-weighted code जैसे binary code को कहा जाता है जो position weighing principle के rule को follow नहीं करता है। That means number के हर उस position का weight fix नहीं होते हैं।

Example → Xs-3, Gray code, 5-bit BCD code

यह दो प्रकार के होते हैं -

(1) Positive weighted code

(2) Non-weighted code

(1) Positive weighted code

example $(1011)_2 = ()_{10}$

$$= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= (11)_2 \text{ Ans.}$$

(4) Non-weighted code -

$$(1011)_2 = (84-2-1)$$

$$= 1 \times 8 + 0 \times 4 + 1 \times (-2) + 1 \times (-1)$$

$$= 8 + 8 - 2 - 1 = 5$$

(3) Sequential codes

Sequential code जैसे binary code होते हैं
जिसमें हर एक succeeding code अपने
previous preceding code में
एक number अंतर होता है।

Sequential code is one in which each succeeding code is one binary number greater than its preceding code
 $0 = 0000$ $1 = 0001$

ex → excess-3 code, 8421

Self Complementing Code

A code is said to be self complementing if the code of 9's complement of the given number is obtained by interchanging all zero's & one's

ex → excess-3 code (3444 weight 887)
 subtraction 9 4 2 1 0

Advantage :-

- * these logical complement as same as the arithmetic complement
- * for to be self complementing the sum of all its bit must be 9.

(9 4 2 1) (5 9 1 1)

Hence - $2+4+2+1 = 9$

9's complement = 1's complement

In excess-3 Code	Decimal No	Excess-3
9's complement	0	0011
	9	1100

interchanging 0's & 1's

Reflexive code :

A reflexive code is a binary code in which a least significant bits for code words 2^n through 2^{n+1} are mirror image of 0 through $2^n - 1$.

ex :- Gray code

	same
0 - 0000	8 = 1000
1 - 0001	9 = 1001
2 = 0010	10 = 1010
3 = 0011	11 = 1011
4 = 0100	12 = 1100
5 = 0101	13 = 1101
6 = 0110	14 = 1110
7 = 0111	15 = 1111

least significant means last 3 bit same

Cyclic :

Cyclic code are those code in which successive code differs from the preceding code by only one weight position. It is also called unit distance code. They can minimize transition error and timing.

Unit distance \Rightarrow transition distance \Rightarrow नम मात्रा

ex \Rightarrow Binary (उसका use analog device के control करने के लिए किया जाता है)

BCD → Binary coded Decimal

In this code each decimal digit is coded exc. in generally 4 bit binary code. It excite only for 10 decimal symbol which are 0 to 9.

8421 is an Natural BCD code

It is a weight and sequentiable code used for mathematical operation.

Advantage:

It simplify the conversion of decimal to BCD and vice versa

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

valid

prec

2) There are 6 Invalid code present in BCD

1010, 1011, 1100, 1101, 1110, 1111 → Invalid

Weighted Codes :-

जब किसी कोड में किसी अंक के प्रत्येक बॉक का एक स्थानीय मान होता है अर्थात् प्रत्येक अंक का एक weight होता है, तो उस अंक का Decimal मान उन सभी स्थानीय मानों के योग के बराबर होता है। तब उस कोड को weighted code कहते हैं।

Ex → BCD या 8421 कोड।

उस कोड में अंक 7 को 0111 से प्रतिनिधित्व किया जाता है।

अंक के सभी अंकों का स्थानीय मान खोजने पर

$$\begin{aligned} 0111 &= 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 0 + 4 + 2 + 1 = 7 \end{aligned}$$

Ex-3 कोड व 7 को कोड वैल्यू कोड नहीं है क्योंकि उन कोड में अंको के कोड स्थानीय मान नहीं होते।

BCD code :-

जब एक Decimal नंबर के सभी अंको की उनके प्रत्येक बाइनरी से प्रतिस्थापित किया जाता है तब BCD कोड प्राप्त होता है।

→ यह एक Natural Binary Code है।

Alphanumeric code:-

जबो डिजिटल कंप्यूटर में decimal संख्याओं के बजाय alphabet के capital letter, or lower case letter, उनके गणितीय संकेत जैसे (+, -, *, /, >, <) तथा कुछ विशेष एसे (special symbol, character) ex- (@, #, ?, *,) आदि का भी उपयोग किया जाता है। उन सभी को बाइनरी में coding करने के लिए बाइनरी संकेतों की एक विशेष संख्या की आवश्यकता होती है। इन संख्याओं को Alphanumeric कोड कहते हैं।

Alphanumeric को तीन प्रकार के कोड हैं

- (1) ASCII code
- (2) EBCDIC code
- (3) Hollerith code

① ASCII code :-

ASCII full form American Standard code for information interchange

इस कोड की सहायता से निर्मित अपने कंप्यूटर के keyboard, printer तथा video display युक्तियों को सामान्य प्रयोग के लिये प्रभावी कर सकते हैं।

ASCII कोड एक 7 बिट कोड होता है जो 0 और 1 की संख्याओं से बना होता है। ASCII कोड का निम्न format द्वारा परिचित किया जा सकता है -

$$b_6 b_5 b_4 b_3 b_2 b_1 b_0 \quad A = 1000001$$

किसी मान का ले सकते हैं

EBCDIC = (Extended Binary Coded Decimal Interchange code)

ASCII की तरह यह भी सभी Alphabets, numbers व कुछ special characters के मानों को निर्दिष्ट हेतु प्रयुक्त किया जाता है।

मिंतर् यह है कि यह 8 बिट कोड प्रणाली है।

Hollerith code :-

जब अचानक के आदान-प्रदान के लिये punch card का उपयोग होता था तब इस कोड का व्यापक रूप से प्रयोग किया जाता था। कार्ड के मानक माप (standard size) में 80 column और 12 row होते थे।

होलरिथ नामक व्यक्ति ने 0 व 1 के 16 bits की संख्या द्वारा किसी भी Alpha-Numerical Code को पहचानने के लिये मिंतर्देशीय स्तर पर उक्त कोड का निर्माण किया था।

Convert Decimal to BCD code

10, 19, 105, 438 तथा 989

$$(10)_{10} \rightarrow (00010000)_{BCD}$$

$$(19)_{10} \rightarrow (00011001)_{BCD}$$

$$(438)_{10} \rightarrow (010001101000)_{BCD}$$

$$(989)_{10} \rightarrow (100110001001)_{BCD}$$

Convert Decimal to Binary

(i) 10

$$\begin{array}{r} 10 \\ + 33 \\ \hline 43 \end{array}$$

↓ ↓
0100 0011

Ans: Decimal 10 का Ex-3 में (0100 0011) होगा

(ii) Decimal number 28

$$\begin{array}{l} 2 + 3 = 5 \xrightarrow{B} 0101 \\ 8 + 3 = 11 \xrightarrow{B} 1011 \end{array}$$


= (0101 1011) Ex-3

Ans: डीसीमल 28 का Ex-3 में (0101 1011) होगा

(iii) 105

Decimal no. 1 0 5

$$\begin{array}{r} \text{Add } +3 \\ \hline 4 \quad 3 \quad 8 \end{array}$$



Binary

0100 0110 1000

(0100 0110 1000) Ex-3

Ans: Decimal 105 का Ex-3 में 010001101000 होगा

Binary to Gray Code

Ex-OR operation \oplus

A	B	Y
0	0	0
1	0	1
0	1	1
1	1	0

$0 \oplus 1 = 1$

Ex-OR \rightarrow Same bit bit ka output 0
 aur alag-alag bit ka 1 output

$B_3 B_2 B_1 B_0 = G_3 G_2 G_1 G_0$

Formula :-

$G_3 = B_3$

$G_2 = B_3 \oplus B_2$

$G_1 = B_2 \oplus B_1$

$G_0 = B_1 \oplus B_0$

Ex \rightarrow 1011 Convert this Binary no into Gray code

Given:

Binary no. = 1011

Since

C_{i3} Binary code is $B_3 B_2 B_1 B_0$

$B_3 = 1, B_2 = 0, B_1 = 1, B_0 = 1$

$\therefore C_{i3} = B_3 = \boxed{C_{i3} = 1}$

$C_{i2} = B_3 \oplus B_2 = 1 \oplus 0 = \boxed{C_{i2} = 1}$

$C_{i1} = B_2 \oplus B_1 = 0 \oplus 1 = \boxed{C_{i1} = 1}$

$C_{i0} = B_1 \oplus B_0 = 1 \oplus 1 = \boxed{C_{i0} = 0}$

Ans: Binary code = $C_{i3} C_{i2} C_{i1} C_{i0} = (1110)$

Q. Convert $(1001)_2$ into binary code

$(1001)_2 = (1101)$ binary code

$C_{i3} = B_3 = 1$

$B_2 = B_3 \oplus B_2 = 1 \oplus 0 = 1$

$B_1 = B_2 \oplus B_1 = 1 \oplus 0 = 1$

$B_0 = B_1 \oplus B_0 = 1 \oplus 1 = 0$

Q. $(1101)_2 = (1011)$ binary

Gray to binary

Gray code = $C_3 C_2 C_1 C_0$


$C_3 C_2 C_1 C_0 = B_3 B_2 B_1 B_0$

$B_3 = C_3$

$B_2 = B_3 \oplus C_2$

$B_1 = B_2 \oplus C_1$

$B_0 = B_1 \oplus C_0$



Q Convert the Gray code 1011 into binary

Given →

Gray code = (1011)_{Gray}

$C_3 C_2 C_1 C_0 \Rightarrow C_3 = 1, C_2 = 0, C_1 = 1, C_0 = 1$

Since

$B_3 = C_3 = 1$

$B_2 = B_3 \oplus C_2 = 1 \oplus 0 = 1$

$B_1 = B_2 \oplus C_1 = 1 \oplus 1 = 0$

$B_0 = B_1 \oplus C_0 = 0 \oplus 1 = 1$

$B = (B_3 B_2 B_1 B_0)_{10} = (1101)_2$

Convert gray code (100111) into binary number?

Given :-

gray code = (100111) gray

Gray code = $G_5 G_4 G_3 G_2 G_1 G_0$

Expansion

$G_5 = 1, G_4 = 0, G_3 = 0, G_2 = 1, G_1 = 1, G_0 = 1$

Since

$$B_5 = G_5 = 1$$

$$B_5 = 1$$

$$B_4 = B_5 \oplus G_4 = 1 \oplus 0 = 1 = B_4$$

$$B_3 = B_4 \oplus G_3 = 1 \oplus 0 = 1 = B_3$$

$$B_2 = B_3 \oplus G_2 = 1 \oplus 1 = 0 = B_2$$

$$B_1 = B_2 \oplus G_1 = 0 \oplus 1 = 1 = B_1$$

$$B_0 = B_1 \oplus G_0 = 1 \oplus 1 = 0 = B_0$$

Binary code is $(B_5 B_4 B_3 B_2 B_1 B_0)$

Put value $(111010)_2$

Q Convert $(1011)_2$ into binary

$$\begin{array}{r} 1011 \\ \oplus 0101 \\ \hline 1101 \end{array}$$

(1101) Ans

Error Correcting Code

When binary data is transmitted and processed then noise can alter or distract (खराब) its content.

Then it's may get change to 0 then error detecting code are used.

Parity :

उसकी मदद से error detect किया जा सकता है

The simplest technique for detecting error is adding an extra bit known as parity bit.

There are two types of parity

- (1) even parity
- (2) odd parity

even parity : total number of 1's in transmitted sequence should be even number.

odd parity : number of 1's in transmitted sequence should be odd number.

Decimal	BCD	odd Parity	even Parity
0	0000	01	0
1	0001	0	1
2	0010	0	1
3	0110	1	0
4	0100	0	1
5	0101	1	0
6	0110	1	0
7	0111	0	1
8	1000	0	1
9	1001	1	0

Hamming code :- (7's bit hamming code)

To transmit four bit data three parity bit's located at position 2^0 , 2^1 & 2^2

from left are added to make 7's bit code which is transmitted

यह एक एरर deflection code है साथ ही error correction code भी है जो data अंगति और पुसगित होने पर एरर न पना लगा सक्ता है और उन्हे ठीक भी कर सकता है।

उसमे data के साथ अतिरिक्त पिरिटी बिट जोडने की आवश्यकता होती है के उन्का नाम अविष्कार

Richard W. Hamming ने की।

$P_1 P_2 D_3 P_4 D_5 D_6 D_7$

The code word format is given below

$$[P_1 P_2 D_3 P_4 D_5 D_6 D_7]$$

जहाँ

D = Data weight

P = Parity weight

P_1 is set to be 0 or 1 to establish even parity over weight 1, 3, 5, 7 (P_1, D_3, D_5, D_7)

$$[P_1 = P_1 D_3 D_5 D_7]$$

P_2 is set to be 0 or 1 to establish even parity over weight 2, 3, 6, 7 (P_2, D_3, D_6, D_7)

$$[P_2 = P_2 D_3 D_6 D_7]$$

P_4 is set to be 0 or 1 to establish even parity over weight 4, 5, 6, 7 (P_4, D_5, D_6, D_7)

$$[P_4 = P_4 D_5 D_6 D_7]$$

In code data weight 1101 into 7 weight even parity hamming code.

अगर Hamming code बनाने हैं तो वही

given \rightarrow Data = 1101

$P_1 P_2 D_3 P_4 D_5 D_6 D_7$

$D_3 = 1, D_5 = 1, D_6 = 0, D_7 = 1$ मान रखने पर

$P_1 P_2 1 P_4 1 0 1$

$P_1 = P_1 D_3 D_5 D_7 = (P_1 111) = 0 \Rightarrow P_1 = 1$

$P_2 = P_2 D_3 D_6 D_7 = (P_2 101) = 1 \Rightarrow P_2 = 0$

$P_4 = P_4 D_5 D_6 D_7 = (P_4 101) = 1 \Rightarrow P_4 = 0$

\therefore हमें even parity code बनाना है जो यहाँ दो बार 1 दिया है अतः 0 लिखें

Finally hamming code is $P_1 P_2 P_4 1 0 1$ \Rightarrow (1010101)

Q. Convert 0001 into even hamming
 $P_1 P_2 D_3 P_4 D_5 D_6 D_7 = (P_1 P_2 0 0 1 0 0)$

$P_1 = P_1 D_3 D_5 D_7 = (P_1 0 0 1) = 0 \Rightarrow P_1 = 1$

$P_2 = P_2 D_3 D_6 D_7 = (P_2 0 0 1) = 0 \Rightarrow P_2 = 1$

$P_4 = (P_4 D_5 D_6 D_7) = (P_4 0 0 1) = 0 \Rightarrow P_4 = 1$

Final hamming code $P_1 P_2 0 P_4 0 0 1$
 \Rightarrow (1101001) Ans

Convert 0010 into even hamming

(0010) BCD

$P_1 P_2 0 P_4 0 1 0$

$$P_1 = P_1 D_3 D_5 D_7 = P_1 0 0 0 = P_1 = 0$$

$$P_2 = P_2 D_3 D_6 D_7 = P_2 0 1 0 = P_2 = 1$$

$$P_4 = P_4 D_5 D_6 D_7 = P_4 0 1 0 = P_4 = 1$$

Final $P_1 P_2 P_4 0 1 0 \rightarrow 0 1 0 1 0 1 0$ Ans

Convert 0011 into even hamming

$P_1 P_2 0 P_4 0 1 1$

$$P_1 = P_1 D_3 D_5 D_7 = P_1 0 0 1 = P_1 = 1$$

$$P_2 = P_2 D_3 D_6 D_7 = P_2 0 1 1 = P_2 = 0$$

$$P_4 = P_4 D_5 D_6 D_7 = P_4 0 1 1 = P_4 = 0$$

Final $P_1 P_2 P_4 0 1 1 = 1 0 0 0 1 1$ Ans

Convert 0100 into even hamming

$P_1 P_2 0 P_4 1 0 0$

$$P_1 = P_1 D_3 D_5 D_7 = (P_1 0 1 0) = P_1 = 1$$

$$P_2 = P_2 D_3 D_6 D_7 = (P_2 0 0 0) = P_2 = 0$$

$$P_4 = P_4 D_5 D_6 D_7 = (P_4 1 0 0) = P_4 = 0$$

Error Correction

$$C_3 C_2 C_1$$

$$C_1 = P_1 \oplus D_2 \oplus D_5 \oplus D_7$$

$$C_2 = P_2 \oplus D_3 \oplus D_6 \oplus D_7$$

$$C_3 = P_4 \oplus D_5 \oplus D_6 \oplus D_7$$

Let suppose we are give 7' weight hamming code as 1111001

1 1 1 1 0 0 1

P₁ P₂ D₃ P₄ D₅ D₆ D₇

$$C_1 = 1 \oplus 1 \oplus 0 \oplus 1 = 1$$

$$C_2 = 1 \oplus 1 \oplus 0 \oplus 1 = 1$$

$$C_3 = 1 \oplus 0 \oplus 0 \oplus 1 = 0$$

$$C_3 C_2 C_1 = (011) = (3)_{10} \text{ (3rd position पर error है)}$$

Hamming code = 1111001

3rd में error है तो 1 = 0 लिखने पर

Corrected Hamming code = 1101001

Corrected Hamming code is 1101001

Unit : 2

Logic gates and Boolean algebra

Logic gate :-

एक circuit जिसे input एवं output के मध्य logic relations होते हैं तथा।

logical rule जो संचालित होते हैं logic gate कहलाते हैं।

It produce output level with respect to some combination of input level.

* digital circuit, एलेक्ट्रॉनिक सर्किट में बना है।

Logic gate एक सर्किट है। Electronic circuit होता है जो एक logic निर्णय लेने के लिए प्रयुक्त किया जाता है।
इसमें एक से अधिक input के संकेत केवल एक ही output प्राप्त होता है।

जो input के combination के output निर्णय है।

Logic gate are divided into three categories

Basic

(1) Logic gate \rightarrow AND gate, OR gate & NOT gate

(2) Universal gate \rightarrow NAND gate & NOR gate

(3) Special purpose gate :- Ex-OR / X-OR gate
& X-NOR / EX-NOR

principles of basic logic gates

Boolean Algebra

वह Algebra जो बाइनरी चर राशियों और Logic क्रियाओं (AND, OR & NOT) में संबंधित होता है।

Binary literal

Binary Variable का Algebra को Boolean algebra कहते हैं।

(1) Basic logic gates

जिसमें basic gates होते हैं उनमें एक से अधिक input के अंगत केवल एक ही output प्राप्त होता है जो दिये गये input से उपन्न परिणाम को प्रकट करता है।

logic gate प्रायः digital पद्धति के माध्यम पर होते हैं basic logic gate निम्न प्रकार के होते हैं।

- (1) AND Gate
- (2) OR Gate
- (3) NOT Gate

(A) AND Gate - यह एक logical device है।


AND Gate में दो या अधिक इनपुट होते हैं परंतु output केवल एक होता है।

Gate का output केवल तब high होता है जब सभी input high होते हैं।

And gate \Rightarrow minimum value theory है।
क्योंकि इसका output अधिकतम minimum output होता है।

Two Input And Gate

Symbol :



logical symbol of AND Gate

Truth Table

Input		Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Logical expression $Y = A \cdot B$ या AB


परिभाषा :

AND Gate में output logic level पर 1 नहीं होगा जब तक कि दोनों input logic level पर 1 हों। अन्यथा output logic level 0 प्राप्त होगा।

② OR Gate :

एक OR Gate में दो या अधिक input signal हो सकते हैं लेकिन output केवल एक input होना है।

Symbol : Two Input OR Gate



logic symbol of OR gate

Truth Table

Input		Output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1


logical expression = $Y = A + B$

+ → symbol of OR operation

परिभाषा : OR Gate का output logic level पर 0 तभी प्राप्त होगा जब उभरे गए input 0 होंगे और वसना यदि एक भी input 1 होगा तो output 1 प्राप्त होगा।

Three Input OR Gate

Symbol :-



logical symbol of OR gate

shows all inputs must to give signal - out.

Truth table

Input			Output
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

logical expression

$$Y = A + B + C$$

Three Input AND Gate

symbol




Fig - logic gate of three input AND gate

Truth table:

Input			Output
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

logical expression

$$Y = A \cdot B \cdot C$$

(3) NOT Gate :-


यह एक Inverter के प्रदर्शित करता है। यह transistor के एक सामान्य कॉमन एमीटर कॉन्फिगरेशन परिपथ है जिसका output, Input के विपरीत पर प्रतिस्थापित होता है।

(1) इसे Inverter भी कहते हैं।

(2) इसमें सिर्फ एक output और एक input होता है।

(3) यह हमें NOT GATE का output, Input का Complimented (opposite) form देता है। That means जब Input logic level 0 दिया जाता है तो output logic level 1 होता है। यह output में Complimented input logic देता है अर्थात् जब input logic level 1 होता है तो output logic level 0 होता है।

Symbol



Truth table

I/O A	Y o/p
0	1
1	0

logical expression

$$Y = \overline{A} / A'$$

वे गेट्स की ऑफ लॉजिक गेट्स की implement

2) Universal Gates

उन्में सारे लॉजिकल system बनार जा सकते हैं

यह दो प्रकार के होते हैं

1) NAND GATE

2) NOR GATE

1) NAND GATE → digital logic gate है



NAND GATE that mean NOT AND Gate है

उमें AND Gate के output में NOT Gate को जोड़कर बनाया जाता है या NOT Gate में बदला जाता है

NAND is a combination of AND and NOT

उमें दो या अधिक input और एक o/p होते हैं। उसका behaviour AND gate के opposite होता है

logical diagram Two input NAND gate



logic symbol of NAND gate

Truth table

Input		Output
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


logical expression : $Y = A \cdot B$

परिभाषा :

NAND gate का output logic level पर 0 लभी होगा जब उभरे सारे input 1 होंगे otherwise output logic level यदि एक भी input 0 है तो output logic level पर 1 होगा।

Three Input NAND gate

symbol



logic symbol of three input NAND gate

Truth table

Input			Output
A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Logical expression

$$Y = A \cdot B \cdot C$$

NOR Gate :-


ये digital logic gate है। इसमें OR Gate के output को NOT Gate में convert कर देते हैं।

NOR Gate is a combination of NOT and OR Gate.

इसमें दो या दो से अधिक Input और एक output होते हैं। इसका behaviour OR Gate का opposite होता है।

OR Gate output will be NOTed.

Symbol :-



logical symbol of NOR gate

Truth table :-

Input		Output
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


logical expression :- $Y = A + B$

परिभाषा :-

NOR gate का output logic level पर 1 नहीं होगा जब उसके सारे input logic level पर 0 होंगे।
 otherwise यदि एक भी input logic level पर 1 होगा तो output logic level पर 0 होगा।

Three Input NOR Gate

Symbol :-




Truth table :-

input			output
A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

logical expression: $Y = \overline{A+B+C}$

Three Input NAND Gate

Symbol



Logic symbol of NAND Gate

Truth table

Input			Output / Product	
A	B	C	Y'	Y
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Logical expression $Y = \overline{A \cdot B \cdot C}$

$$\overline{A} + \overline{B} + \overline{C} = Y$$

Basic \rightarrow इनमें सभी combination बनते हैं।

Universal Gate


क्योंकि NOR Gate या NAND की सहायता से हम किसी भी Logical system को Implement कर सकता है।

Ex - OR \rightarrow

Special purpose Gate

Exclusive - OR Gate:

Symbol :



logical symbol

logical expression $Y = A \oplus B$

$$Y = A\bar{B} + \bar{A}B$$

Truth table

Input		Output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

input - 2 है तो combination 4 होगा।

ex-OR gate is a two input one output logic circuit / device.

ex-OR gate का output logic level पर 1 लगी होगा जब दोनों में से कोई भी input logic level पर 1 होगा otherwise output 0 होगा।

Ex-OR gate की Inequality

Anti - coincidence detector भी कहेंगे


Input	Output
0	1
1	0

Ex - NOR Gate

Ex - NOR Gate is a combination of ex-OR Gate and NOT Gate.

Two input one output logic device.

Symbol



logical symbol

logical expression

$$Y = A \odot B = \bar{A} \cdot \bar{B} + A \cdot B$$

$$Y = \overline{A \oplus B}$$



Truth table

Input		output
A	B	Y
0	0	1
1	0	0
0	1	0
1	1	1

Ex-NOR Gate का output logic level पर 1 तभी होगा जब दोनों input 0 या 1 हों या फिर logic level 1 पर हो या 1 पर है


NAND Gate as a Universal gate

① AND gate from NAND gate



NOT gate from NAND gate

दोनों input same हैं



NAND + NOT → AND


$$\overline{\overline{X}} = X + X = X$$

$$\overline{\overline{A \cdot B}} = A \cdot B$$

$$\overline{\overline{X}} = X$$


$$\overline{\overline{A \cdot B}} = A \cdot B$$

OR Gate from NOR Gate



logic symbol of NOR gate


logic expression $Y = \overline{A+B}$



symbol of NOT gate

$Y \rightarrow$ NOT gate from NOR gate

logical expression $Y = \overline{A+A} = \overline{A}$



NOR + NOT \rightarrow OR


$$Y = \overline{x+x} = \overline{x}$$

$$Y = \overline{A+B}$$


$$\because x = \overline{A+B}$$

$$Y = A+B$$

NOT Gate from NOR Gate





Symbol of NOR Gate




NOT Gate from NOR Gate


Gate - Symbol Logic expression denote


AND  $Y = A \cdot B$ \cdot

OR  $Y = A + B$ $+$

NAND  $Y = \overline{A \cdot B}$ $\overline{\cdot}$

NOT  $Y = \overline{A} / A'$ $-$

NOR  $Y = \overline{A+B}$ $\overline{+}$

Ex-OR  $Y = \overline{A \oplus B}$ \oplus

Ex-NOR  $Y = A \odot B$ \odot

Boolean Algebra

Decimal की value को Variable कहे है।
Binary की value को Literal कहे है।

जार्ज बुले ने सर्वप्रथम 1854 में लॉजिक की गणित का मध्य संबंध स्थापित कर, एक नवीन प्रकार की बीजगणित का आविष्कार किया जिसे Boolean Algebra कहे है।

Boolean algebra is a branch of mathematics that deals with operation on logical values with binary variable.

The boolean variables are represented as binary numbers to represent truths: 1 = true, A and 0 = false.

Boolean algebra deals with logical operations.

BOOLEAN'S LAWS

(i) क्रमविनिमेय नियम (Commutative laws)

(ii) साहचर्य नियम (Associative laws)

(iii) वितरण के नियम (Distributive laws)

AND Operation

Law

Axiom

- $A \cdot 0 = 0$
- $A \cdot 1 = A$
- $A \cdot A = A$
- $A \cdot \bar{A} = 0$

OR Operation

Law

- $A + 0 = A$
- $A + 1 = 1$
- $A + A = A$
- $A + \bar{A} = 1$

NOT Operation / Complement Law

Law

- $\overline{\bar{A}} = A$
- $\overline{0} = 1$
- $\overline{1} = 0$

$A = 0$
 $A = 1$
 $A = 0$

Laws

(1) Commutative law - Any binary operation which satisfies the following expression is referred to as

AND $\rightarrow A + B = B + A$ commutative operation


AND $\rightarrow A \cdot B = B \cdot A$

यह position या Order change नहीं है।


उसमें more minimum literals 2 या 2 से ज्यादा होते हैं।

Symbol: $A + B = B + A$

I.H.S \rightarrow symbol of $A + B$



R.H.S \rightarrow symbol of $B + A$



$A + B = B + A$

Truth Table

Truth table of $A+B$

A	B	Y
0	0	0
1	0	1
0	1	1
1	1	1

Truth table of $B+A$

B	A	Y
0	0	0
0	1	1
1	0	1
1	1	1

By comparing output of both truth table

we can say Hence $A+B = B+A$

चूंकि $A+B$ Output का truth table और $B+A$ के Truth table का output similar है


अतः यह सिद्ध होता है कि

$$A + B = B + A$$


Homework

(ii) $A \cdot B = B \cdot A$

L.H.S \rightarrow Symbol of $A \cdot B$



R.H.S \rightarrow Symbol of $B \cdot A$



Truth table of $A \cdot B$

Truth table of $B \cdot A$

A	B	Y	A	B	Y
0	0	0	0	0	0
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	1	1	1

By comparing output of both truth table we can see $A \cdot B = B \cdot A$

or $A \cdot B$ truth table output में $B \cdot A$ truth table output में

Similar है इसलिए A और B

$A \cdot B = B \cdot A$


② Associative law :- $A \cdot B = B \cdot A$ (ii)

यह literal का grouping होता है

उनमें minimum literal 3 या 3 से ज्यादा

होते हैं

$A \cdot B = B \cdot A$




(i) $A + (B + C) = (A + B) + C$

A+B को kdmpr

(ii) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$


(i) $A + (B + C) = (A + B) + C$




L.H.S. → symbol of $(A + (B + C))$

A+B को addition

B · A को addition



R.H.S. → symbol of $(A + B) + C$



Truth table of $(A+B) + c$

A	B	C	A + B	$(A+B) + c$
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

Truth table of $A + (B+c)$

A	B	C	B + c	$A + (B+c)$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

By comparing output of both truth table
we can see $(A+B) + c = A + (B+c)$

दोनों truth table के output की तुलना करने पर यह सिद्ध होता है कि

$$| A + (B+c) = (A+B) + c |$$


Proved that

$$(A+B) + c = A + (B+c)$$


Homework

(ii) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

L.H.S. Symbol \rightarrow of $A \cdot (B \cdot C)$



R.H.S. \rightarrow symbol of $(A \cdot B) \cdot C$



Truth table of $A \cdot (B \cdot c)$

A	B	$B \cdot c$	$A \cdot (B \cdot c)$
0	0	0	0
0	0	0	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Truth table of $(A \cdot B) \cdot c$

A	B	c	$A \cdot B$	$(A \cdot B) \cdot c$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1

यदि दोनो truth table के output समान है

उभालिए कि दोनो ही है

$$A \cdot (B \cdot c) = (A \cdot B) \cdot c$$


③ Distributive Law

(i) $A \cdot (B + C) = A \cdot B + A \cdot C$


(ii) $A + (B \cdot C) = (A + B) \cdot (A + C)$

(i) $A \cdot (B + C) = A \cdot B + A \cdot C$

R.H.S \Rightarrow Symbol of $A \cdot (B + C)$



R.H.S Symbol of $A \cdot B + A \cdot C$



Truth table of $A \cdot (B + C)$

A	B	C	$B + C$	$A \cdot (B + C)$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

Truth table of $A \cdot B + A \cdot C$

A	B	C	$A \cdot B$	$A \cdot C$	$A \cdot B + A \cdot C$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
1	0	0	0	0	0
0	1	1	0	0	0
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	1


दोनों truth table के output की तुलना

करने पर पता चलता है कि


$$A \cdot (B + C) = A \cdot B + A \cdot C$$

(ii) $A + (B \cdot C) = (A + B) \cdot (A + C)$

L.H.S \rightarrow Symbol of $A + (B \cdot C)$



R.H.S Symbol of $(A + B) \cdot (A + C)$



Truth-table of $A + (B \cdot C)$

A	B	C	B · C	A + (B · C)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth table of $(A+B) \cdot A+C$

A	B	C	A+B	A+C	$(A+B) \cdot (A+C)$
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	1	1

दोनों truth table के output बिलगनी करेंगे व
ये सिद्ध होता है कि


$$A + (B \cdot C) = (A+B) \cdot (A+C)$$

4) Redundant laws

or Redundant literal

1) $A + \bar{A} \cdot B = A+B$

L.H.S →



Truth table of $A + \bar{A} \cdot B$




A	\bar{A}	B	$\bar{A} \cdot B$	$A + \bar{A} \cdot B$
0	1	0	0	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	1

Truth table of $A + B$

A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1

सुनिश्चित करें कि truth table से output की तुलना करने पर $A + \bar{A} \cdot B = A + B$ सिद्ध होता है।

② $A(\bar{A} + B) = A \cdot B$



Truth table of $A(\bar{A} + B)$

A	B	\bar{A}	$\bar{A} + B$	$A \cdot (\bar{A} + B)$
0	0	1	1	0
1	0	0	0	0
0	1	1	1	0
1	1	0	1	1


Truth table of $A \cdot B$

A	B	$A \cdot B$
0	0	0
1	0	0
0	1	0
1	1	1

यदि दोनों truth table का output समान है
अर्थात् निम्न है $A(\bar{A} + B) = A \cdot B$

5 Absorption law

1) $A + A \cdot B = A$



symbol

Truth table of $A + A \cdot B$

A	B	$A \cdot B$	$A + A \cdot B$
0	0	0	0
1	0	0	1
0	1	0	0
1	1	1	1


यूनि $A + A \cdot B$ और A दोनों का output समान है क्योंकि

$A + A \cdot B = A$

(2)

$A \cdot (A + B) = A$


L.H.S



Truth table of $A \cdot (A + B)$

A	B	$A + B$	$A \cdot (A + B)$
0	1	1	0
1	0	1	1
0	0	0	0
1	1	1	1

यूनि $A \cdot (A + B) = A$



Absorption Law

Proved that

① $A + A \cdot B = A$

L.H.S

Using distributive law

$$[A(B+1) = A \cdot B + A \cdot 1]$$

$$= A \cdot 1 + A \cdot B \quad \text{[Using AND law } A \cdot 1 = A]$$

$$= A(1+B) \quad \text{[Using distributive law]}$$

$$= A \cdot 1 \quad \text{[Using OR law } 1+B = 1 \text{ and AND law } A \cdot 1 = A]$$

$$= A \quad \text{Proved that (L.H.S) = (R.H.S)}$$

② $A(A+B) = A$

L.H.S

$$= A \cdot A + A \cdot B \quad \text{[Using distributive law]}$$

$$= A + A \cdot B \quad \text{[Using AND law } A \cdot A = A]$$

$$= A(1+B) \quad \text{[Using AND law } A \cdot 1 = A]$$

$$= A \cdot 1 \quad \text{[Using distributive law]}$$

$$= A \cdot 1 \quad \text{[Using OR law } 1+B = 1]$$

$$= A \quad \text{[Using AND law } A \cdot 1 = A]$$

Proved that (L.H.S) = (R.H.S)

Proved that distributive law

$$(3) \quad A + (B \cdot C) = (A + B) \cdot (A + C)$$

R.H.S $(A + B) \cdot (A + C)$

$$= AA + AC + AB + BC$$

[Using AND law $A \cdot A = A$]

$$= A + AC + AB + BC$$

[Using AND law $A \cdot 1 = A$]

$$= A \cdot 1 + AC + AB + BC$$

[Using distributive law]

$$= A(1 + C + B) + BC$$

[Using OR law $1 + C + B = 1$]

$$= A + BC$$

proved that

$$L.H.S = R.H.S$$

Redundant

$$(4) \quad A + \bar{A}B = A + B$$

$$= (A + \bar{A}) \cdot (A + B)$$

[Using distributive law]

$$= 1 \cdot (A + B)$$

[Using OR law $A + \bar{A} = 1$]

$$= A + B$$

[Using AND law $A \cdot 1 = A$]

[Using OR law $A + 1 = 1$]

$$\therefore A + B \cdot C = (A + B)(A + C)$$

$$(2) A(\bar{A} + B) = A \cdot B + A \cdot \bar{A}$$

$$= A\bar{A} + A \cdot B \quad \left[\text{Using distributive law } A(B+C) = A \cdot B + A \cdot C \right]$$

$$= 0 + A \cdot B \quad \left[\text{Using AND law } A \cdot \bar{A} = 0 \right]$$

$$= A \cdot B \quad \text{Proved}$$

(6) Consensus Law

$$A \cdot B + \bar{A} \cdot C + B \cdot C = A \cdot B + \bar{A} \cdot C$$

Let's

$$= AB + \bar{A}C + BC \cdot 1 \quad \left[\text{Using OR law } A + \bar{A} = 1 \right]$$

$$= AB + \bar{A}C + BC(A + \bar{A}) \quad (1)$$


$$= AB + \bar{A}C + ABC + \bar{A}BC\bar{A} \quad (2)$$

$$= AB + ABC + \bar{A}C + \bar{A}BC\bar{A} \quad (3)$$

$$= AB(1 + C) + \bar{A}C(1 + B) \quad \left[\text{Using AND law } 1 + B = 1 \right]$$

$$= AB + \bar{A}C$$

Proved that



(2) $(A+B) \cdot (\bar{A}+c) (B+c) = (A+B) + (\bar{A}+c)$


(7) De Morgan's Theorem

(1) $\overline{A+B} = \bar{A} \cdot \bar{B}$ $\longleftrightarrow \overline{A \cdot B} = \bar{A} + \bar{B}$


(2) $A \cdot B = \overline{\overline{A+B}}$

(3) $\overline{A+B} = \bar{A} \cdot \bar{B}$

Let's \rightarrow logical diagram of $\overline{A+B}$



logical diagram of $\bar{A} \cdot \bar{B}$



Truth table of $A+B$

A	B	$A+B$	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Truth table of $\bar{A} \cdot \bar{B}$

A	B	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$
0	0	1	1	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	0

उस low के अनुसार दो या दो से ज्यादा literal / variables के OR का complement (NOR) literals के complement के AND operation के equal होता है।

या

NOR gate का output inverted / Bubbled input And gate के equal होता है।

Theorem: 2


$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A \cdot B \cdot C \cdot D} = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$


$$\overline{(A \cdot B) \cdot C \cdot D} = \overline{A \cdot B} + \overline{C \cdot D}$$

Let's → logical diagram of $\overline{A \cdot B} = \overline{A} + \overline{B}$

J.H.S.



logical diagram of $\overline{A} + \overline{B}$



Truth table of $A \cdot B$

A	B	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Truth table of $\overline{A+B}$

A	B	\overline{A}	\overline{B}	$\overline{A+B}$
0	0	1	1	1
0	1	1	0	1
1	0	0	1	1
1	1	0	0	0

जब low के अनुसार वी या वी से याद literal के AND नर एक साथ complement (NAND) literals के individual complement के OR operation के equal होता है।

NAND gate is similar to bubble into OR gate

Duality theorem

In well expression 0 becomes 1 ; 1 becomes 0
bathen AND becomes OR, & OR operation
OR becomes AND operation

$$(A+B)^d = A \cdot B$$

जबमें literal नर complement नीर होता है।

$$f = A+B+C \leftarrow \text{boolean function} \quad (\overline{A+B+C}) \leftarrow \text{complement of boolean function}$$

$$f^d = \overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C} = \overline{A} \cdot (\overline{B+C})$$

$$f^d = A \cdot (B+C) \leftarrow \text{dual is boolean function}$$

PROBLEMS

S-1 Verify by the truth table method.

(a) $A + \bar{A}B + AB = A + B$

Truth table of $A + \bar{A}B + AB$

A	B	\bar{A}	$\bar{A} \cdot B$	AB	$A + \bar{A}B$	$A + \bar{A}B + AB$
0	0	1	0	0	0	0
0	1	1	1	0	1	1
1	0	0	0	0	1	1
1	1	0	0	1	1	1

Truth table of $A + B$

A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1

$\therefore A + \bar{A}B + AB$ और $A + B$ दोनों का Truth table output same है।

(b) $(A + \bar{B})(\bar{A} + B) = AB + \bar{A}\bar{B}$

Truth table of $(A + \bar{B})(\bar{A} + B)$

A	B	\bar{A}	\bar{B}	$A + \bar{B}$	$\bar{A} + B$	$(A + \bar{B})(\bar{A} + B)$
0	0	1	1	1	1	1
0	1	1	0	0	1	0
1	0	0	1	1	0	0
1	1	0	0	1	1	1

Truth table of $AB + \bar{A}\bar{B}$

A	B	\bar{A}	\bar{B}	$\bar{A}\bar{B}$	AB	$AB + \bar{A}\bar{B}$
0	0	1	1	1	0	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	0	1	1

$\therefore (A + \bar{B})(\bar{A} + B)$ और $AB + \bar{A}\bar{B}$ दोनों का Truth table का output same है

$\therefore (A + \bar{B})(\bar{A} + B) = AB + \bar{A}\bar{B}$

5.2 Reduce the following Boolean expressions

(a) $AABBC$

By applying AND's law

$$[A \cdot A = A]$$

$$[B \cdot B = B]$$

so, simplified expression is

$$ABC$$

Ans

b) $ABCBA C$

By applying AN's law

$$A \cdot A = A$$

$$B \cdot B = B$$

$$C \cdot C = C$$

Hence, the simplified expression is

Ans
 ABC

(c) $\overline{A} \cdot A \cdot A +$

By Applying AN's law

$$A \cdot A = A$$

$$A \cdot 1 = A$$

so

$$A \cdot 0 = 0$$

0 is the simplified expression

(d) $ABC\overline{A}\overline{B}$

By applying AND's law

$$A\overline{A} = 0$$

$$B\overline{B} = 0$$

Hence simplified expression is

$$0 \cdot C$$

$$= 0$$

[$0 \cdot C = 0$ Using AND law]

Ans

e) $AB\bar{B}AC$

By applying AND's law

$$A \cdot A = A$$

$$B \cdot \bar{B} = 0$$

Hence the 'simplified' expression is

$$= A \cdot 0 \cdot C$$

$$= 0 \cdot C \quad [A \cdot 0 = 0 \text{ using AND law}]$$

$$= 0 \quad \text{Ans}$$

(f) $B\bar{B}B$

By using AND's law

$$B \cdot B = B$$

$$B \cdot \bar{B} = 0$$

$$= B \cdot 0 \quad [B \cdot 0 = 0 \text{ using AND law}]$$

$$= 0 \quad \text{Ans}$$

5.3 Reduce the following Boolean expressions:

(a) $P + Q + P$

By applying OR law

$$= P + P = P$$

so the simplified expression is

$$= P + Q \quad \text{Ans}$$

(b) $P + Q + R + \bar{P}$

By applying OR law

$\Rightarrow P + \bar{P} = 1$

So simplified expression is

$= 1 + Q + R$ Ans

[Using OR law $1 + Q = 1$]

$= 1 + R$ [Using OR law]

$= 1$ Ans

(c) $P + Q + R + R + \bar{R}$

By applying OR law

$= [R + R = R]$

So simplified expression is

$= P + Q + R + \bar{R}$

[$R + \bar{R} = 1$ using OR law]

$= P + Q + 1$

[$Q + 1 = 1$ using OR law]

$= P + 1$

[$P + 1 = 1$ using OR law]

$= 1$ Ans

(d) $P + Q + R + 1$

[$R + 1 = 1$ using OR law]

$= P + Q + 1$

[$Q + 1 = 1$ using OR law]

$= P + 1$

$= 1$ Ans

$$(e) 0 + P + Q + 1$$

$$= P + Q + 1 \quad [0 + P = P \text{ using OR law}]$$

$$= P + 1 \quad [Q + 1 = 1 \text{ using OR law}]$$

$$= 1 \quad [P + 1 = 1 \text{ using OR law}]$$

$$= 1 \quad \text{Ans}$$

$$(f) P + P + P + P$$

$$= P + P + P \quad [P + P = P \text{ using OR law}]$$

$$= P + P$$

$$= P \quad \text{Ans}$$

5.4 Reduce the following Boolean expressions.

$$(a) XY + XY + XY + Y$$

$$= XY + XY + Y \quad [Y + Y + Y = Y \text{ using OR law}]$$

$$= XY + Y \quad [XY + XY = XY \text{ using OR law}]$$

$$= Y(X + 1) \quad [X + 1 = 1 \text{ using OR law}]$$

$$= Y \quad \text{Ans}$$

$$(b) X\bar{X} + Y\bar{Y}$$

$$= 0 + Y\bar{Y} \quad [X \cdot \bar{X} = 0 \text{ using AND law}]$$

$$= 0 + Y \cdot 0 \quad [Y\bar{Y} = 0 \text{ using AND law}]$$

$$= 0 + 0 \quad [Y \cdot 0 = 0 \text{ using AND law}]$$

$$= 0 \quad \text{Ans}$$

$$(c) X\bar{X}Y + X\bar{Y}$$

$$= 0Y + X \cdot 0 \quad [X \cdot \bar{X} = 0 \text{ using AND law}]$$

$$= 0 + 0 = 0 \quad \text{Ans}$$

(d) $XY + XY\bar{Y}$

$\because Y\bar{Y} = 0$ Using AND law

$= XY + X \cdot 0$

$\because X \cdot 0 = 0$ Using AND law

$= XY$ Ans

(e) $XY + XY + X\bar{Y}$

$\because XY + XY = XY$ Using AND's law

$= XY + X\bar{Y}$ [Distribution law]

$= X(Y + \bar{Y})$ $AB + BC = B(A+C)$

$\because Y + \bar{Y} = 1$

$\because X \cdot 1 = X$

$= 1$ Ans

(f) $XYZ + YYZ + \bar{Y}Z + X\bar{Y}$

$\because YY = Y$ Using AND law

$= XYZ + YZ + \bar{Y}Z + X\bar{Y}$

$\because Y + \bar{Y} = 1$ Using OR law

$= XYZ + Z + X\bar{Y}$

$\because YZ(X + 1) = YZ$

$= YZ + \bar{Y}Z + X\bar{Y}$

$\because X + 1 = 1$ Using OR law

$\because Y + \bar{Y} = 1$ Using OR law

$= Z + X\bar{Y}$ Ans

5.5 Reduce the following Boolean expressions

(a) $X(\bar{X} + YZ)$

$= X\bar{X} + XYZ$ [Using Distribution law]

$= 0 + XYZ$ $\because X\bar{X} = 0$ Using AND law

$= XYZ$ Ans

$$(b) x(yz + \bar{y}z)$$

$$= xyz + x\bar{y}z$$

$$= xz(y + \bar{y}) \quad [\because y + \bar{y} = 1 \text{ Using OR law}]$$

$$= xz \cdot 1$$

$$= x \cdot z \quad \underline{\text{Ans}}$$

$$(c) x(\bar{x}y + \bar{x}z)$$

$$= x\bar{x}y + x\bar{x}z \quad [\because x\bar{x} = 0 \text{ Using AND law}]$$

$$= 0 \cdot y + 0 \cdot z \quad [\because 0 \cdot y = 0 \text{ Using AND law}]$$

$$= 0 \quad \underline{\text{Ans}}$$

$$(d) AAB(\bar{A}BC + BBc)$$

$$[\because AA = A \text{ Using AND law}]$$

$$= AB(\bar{A}BC + Bc)$$

$$= AB Bc (\bar{A} + 1) \quad [\because \bar{A}\bar{A} + 1 = 1 \text{ Using OR law}]$$

$$= AB Bc \quad [\because B \cdot B = B \text{ Using AND law}]$$

$$= ABC \quad \underline{\text{Ans}}$$

5.6 Reduce the following Boolean expression:

$$(a) AB + A(B+c) + \bar{B}(B+D)$$

$$[\text{Using distribution law}]$$

$$= AB + AB + AC + \bar{B}\bar{B} + BD$$

$$= AB + AC + B\bar{B} + BD \quad [\because AB + AB = AB \text{ OR law}]$$

$$= AB + AC + BD \quad [\because B\bar{B} = 0 \text{ OR law}]$$

$$= A(B+c) + BD \quad \underline{\text{Ans}}$$

(b) $(x+y+z)(\bar{x}+\bar{y}+\bar{z})x$

$$= (x+y+z)(x\bar{x} + x\bar{y} + x\bar{z})$$
[Using $x\bar{x} = 0$]

$$= (x+y+z)(0 + x\bar{y} + x\bar{z})$$

$$= (x+y+z)(x\bar{y} + x\bar{z})$$

$$= x\bar{y}x + x\bar{z}x + y\bar{y}x + x\bar{z}y + z\bar{z}x + z\bar{z}y$$

[Using $x \cdot x = x$, $y\bar{y} = 0$]

$$= x\bar{y} + x\bar{z} + 0 + x\bar{z}y + x\bar{y}z + 0 + x\bar{z}y$$

$$= x\bar{y}(1+z) + x\bar{z}(1+y)$$
[$1+y = 1$]

$$= x\bar{y} + x\bar{z}$$

$$= x(\bar{y} + \bar{z})$$
Answer

(c) $ABEF + AB\bar{E}\bar{F} + \bar{A}B\bar{E}F$

$$= AB[EF + \bar{E}\bar{F}] + \bar{A}B\bar{E}F$$
[Using $A + \bar{A} = 1$ OR law]

$$= AB + \bar{A}B\bar{E}F$$

$$= (AB + \bar{A}B)(AB + EF)$$
[Using distribution law]

$$= (A + \bar{A})B(AB + EF)$$
[$\because A + \bar{A} = 1$]

$$= AB + EF$$

Answer

(d) $ABC[\bar{A}B + \bar{C}(B\bar{C} + AC)]$

$$= ABC[AB + B\bar{C}\bar{C} + AC\bar{C}]$$
[$\because 0\bar{C} = 0$]

$$= ABC[AB + B \cdot 0 + A \cdot 0]$$

$$= ABC \cdot AB$$

$$= AA \cdot BB \cdot C$$
[Using $AA = A$]

$$= ABC$$
Ans

$$(c) \bar{A}B + \bar{A}B\bar{C} + \bar{A}BCD + \bar{A}B\bar{C}\bar{D}E$$

$$= \bar{A}B(1 + \bar{C}) + \bar{A}B(CD + \bar{C}\bar{D}E)$$

$$= \bar{A}B \cdot 1 + \bar{A}B(CD + \bar{C}\bar{D}E) \quad [\text{Using } 1 + \bar{C} = 1 \text{ Using OR}]$$

$$= \bar{A}B + \bar{A}BCD + \bar{A}B\bar{C}\bar{D}E$$

$$= \bar{A}B(1 + CD) + \bar{A}B\bar{C}\bar{D}E$$

$$= \bar{A}B(1 + C)(1 + D) + \bar{A}B\bar{C}\bar{D}E \quad [1 + C = 1]$$

$$= \bar{A}B + \bar{A}B\bar{C}\bar{D}E$$

$$= (\bar{A}B + \bar{A}B) (\bar{A}B + \bar{C}\bar{D}E) \quad [\text{Distribution Law}]$$

$$= \bar{A}B(1 + \bar{C}\bar{D}E)$$

$$= \bar{A}B(1 + \bar{C})(1 + D)(1 + E)$$

$$= \bar{A}B \cdot 1 \cdot 1 \cdot 1$$

$$= \bar{A}B$$

Answer

$$(H) A + B + \bar{A}\bar{B}C$$

$$= A + \bar{A}\bar{B}C + B$$

$$= (A + \bar{A})(A + \bar{B}C) + B$$

$$= 1 \cdot (A + \bar{B}C) + B$$

$$= (A + \bar{B})(A + C) + B$$

$$= AA + AC + A\bar{B} + \bar{B}C + B$$

$$= A + AC + \bar{B}C + B$$

$$= (A + \bar{B}C) + B$$

$$= A + (B + \bar{B}C)(1 + B)$$

$$= A + B + C$$

$$\begin{aligned}
 (8) & \quad \overline{B} \overline{C} D + \overline{B} + C + D + \overline{B} \overline{C} \overline{D} E \\
 & \quad = \overline{B} \overline{C} D + \overline{B} \overline{C} \overline{D} + \overline{B} \overline{C} \overline{D} E + \overline{B} \overline{C} \overline{D} \overline{E} + \overline{B} \overline{C} \overline{D} E \\
 & \quad = \overline{B} \overline{C} (D + \overline{D}) + \overline{B} \overline{C} \overline{D} E \\
 & \quad = \overline{B} \overline{C} + \overline{D} E \overline{B} \overline{C} + \overline{B} \overline{C} \overline{D} E \\
 & \quad = \overline{B} \overline{C} (1 + \overline{D} E) \\
 & \quad = \overline{B} \overline{C} (1 + \overline{D}) (1 + E) \\
 & \quad = \overline{B} \overline{C} \text{ Answer}
 \end{aligned}$$

$$\begin{aligned}
 (9) & \quad (Wx + W\overline{Y}) (X + W) + Wx\overline{X} + Wx\overline{Y} \\
 & \quad = (Wx + W\overline{Y}) (X + W) + Wx\overline{X} + Wx\overline{Y} \quad [X\overline{X} = 0] \\
 & \quad = WxX + W\overline{Y}X + WxW + W\overline{Y}W + Wx\overline{X} + Wx\overline{Y} \\
 & \quad = Wx + Wx\overline{Y} + Wx + W\overline{Y} + Wx\overline{X} + Wx\overline{Y} \\
 & \quad = Wx + Wx\overline{Y} + W\overline{Y} \quad [A + A = A] \\
 & \quad = Wx(1 + \overline{Y}) + W\overline{Y} + \overline{Y} \\
 & \quad = Wx + W\overline{Y}
 \end{aligned}$$

$$\begin{aligned}
 (10) & \quad AB + \overline{A}c + A\overline{B}c + A\overline{B}c \\
 & \quad = AB + \overline{A}c + 0 + A\overline{B}c \\
 & \quad = AB + \overline{A}c + A\overline{B}c \\
 & \quad = A(B + \overline{B}c) + \overline{A}c \\
 & \quad = A(B + \overline{B}) (B + c) + \overline{A}c \\
 & \quad = A(B + c) + \overline{A}c \\
 & \quad = AB + AC + \overline{A}c \\
 & \quad = AB + 1 \\
 & \quad = (A + 1) (B + 1)
 \end{aligned}$$

Answer

$$\begin{aligned}
 (K) \quad & \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 = & \bar{B}\bar{C}(\bar{A}+A) + B\bar{C}(\bar{A}+A) \\
 = & \bar{B}\bar{C} + B\bar{C} \\
 = & \bar{C}(B+\bar{B}) \\
 = & \bar{C} \quad \text{Answer}
 \end{aligned}$$

5.8 solve the Demorgan's law

$$\begin{aligned}
 (1) \quad & \overline{P(Q+R)} \\
 = & \bar{P} + \overline{(Q+R)} \\
 = & \bar{P} + \bar{Q} \cdot \bar{R} \quad \text{Ans}
 \end{aligned}$$

$$\begin{aligned}
 (2) \quad & \overline{(P+Q)(R+S)} \\
 = & \overline{(P+Q)} + \overline{(R+S)} \\
 = & \bar{P} \cdot \bar{Q} + \bar{R} \cdot \bar{S} \quad \text{Ans}
 \end{aligned}$$

$$\begin{aligned}
 (3) \quad & \overline{(A+B)(C+D)(E+F)(G+H)} \\
 = & \overline{(A+B)} + \overline{(C+D)} + \overline{(E+F)} + \overline{(G+H)} \\
 = & (\bar{A} + \bar{B}) + \bar{C} + \bar{D} + \bar{E} + \bar{F} + \bar{G} + \bar{H} \\
 = & (\bar{A} \cdot \bar{B}) + (\bar{C} \cdot \bar{D}) + (\bar{E} \cdot \bar{F}) + (\bar{G} \cdot \bar{H}) \quad \text{Answer}
 \end{aligned}$$

$$\begin{aligned}
 (4) \quad & \overline{(A+B+C+D)(O+\bar{A}B\bar{C}\bar{D})} \\
 = & \overline{A+B+C+D} + \overline{O+\bar{A}B\bar{C}\bar{D}} \\
 = & \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} + \bar{O} + A + B + C + D \\
 = & \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} + 1 + A + B + C + D \quad \text{Ans}
 \end{aligned}$$

All theorems

(1) Commutative law

(1) $A \cdot B = B \cdot A$

(2) $A + B = B + A$

(3) Associative law

(1) $A + (B + C) = (A + B) + C$

(2) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

(3) Distributive law

(1) $A \cdot (B + C) = AB + AC$

(2) $A + (B \cdot C) = (A + B)(A + C)$

(4) Redundant law

(1) $A + \bar{A} \cdot B = A + B$

(2) $A(\bar{A} + B) = A \cdot B$

(5) Absorption Law

(1) $A + A \cdot B = A$

(2) $A(A + B) = A$

(6) Consensus law

(1) $A \cdot B + \bar{A}C + BC = AB + \bar{A}C$

(2) $(A + B)(\bar{A} + C)(B + C) = (A + B)(\bar{A} + C)$

(1) De Morgan's theorem

1) $\overline{A+B} = \overline{A} \cdot \overline{B}$

2) $\overline{A \cdot B} = \overline{A} + \overline{B}$

Complement & dual form of all theorem

(1) $A \cdot B = B \cdot A$ [Boolean function]

Complement form

$\overline{A \cdot B} = \overline{B \cdot A}$

$\overline{A+B} = \overline{B+A}$

Dual form

$A \cdot B = B \cdot A$

$A+B = B+A$

(2) $A+B = B+A$ [Boolean function]

Complement form

$\overline{A+B} = \overline{B+A}$

$\overline{A \cdot B} = \overline{B \cdot A}$

Dual form

$A+B = B+A$

$A \cdot B = B \cdot A$

(3) $A+(B+C) = (A+B)+C$ [Boolean function]

Complement form

$\overline{A+(B+C)} = \overline{(A+B)+C}$

$\overline{A \cdot (B+C)} = \overline{(A \cdot B)+C}$

$\overline{A \cdot B \cdot C} = \overline{A \cdot (B \cdot C)}$

Dual form

$A+(B+C) = (A+B)+C$

$A \cdot (B \cdot C) = (A \cdot B) \cdot C$

② $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

Complement form

$$= \overline{A \cdot (B \cdot C)} = \overline{(A \cdot B) \cdot C}$$

$$= \overline{A} + \overline{(B \cdot C)} = \overline{(A \cdot B)} + \overline{C}$$

$$= \overline{A} + \overline{B} + \overline{C} = \overline{A + B + C}$$

Dual form

$$= A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

$$= A + (B + C) = (A + B) + C$$

Distribution law

(1) $A \cdot (B \cdot C) = A \cdot B + B \cdot C$

Complement form

$$= \overline{A \cdot (B \cdot C)} = \overline{A \cdot B + B \cdot C}$$

$$= \overline{A} + \overline{(B \cdot C)} = \overline{A \cdot B} \cdot \overline{B \cdot C}$$

$$= \overline{A} + \overline{B} + \overline{C} = \overline{A + B} \cdot \overline{B + C}$$

Dual form

$$= A \cdot (B \cdot C) = A \cdot B + B \cdot C$$

$$= A + (B + C) = A + B \cdot (B + C)$$

③ $A + (B \cdot C) = (A + B) (A + C)$

Complement form

$$= \overline{A + (B \cdot C)} = \overline{(A + B) (A + C)}$$

$$= \overline{A} \cdot \overline{B \cdot C} = \overline{(A + B)} + \overline{(A + C)}$$

$$\overline{A} \cdot (\overline{B} + \overline{C}) = \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{C}$$

$$= \overline{A} \cdot (\overline{B} + \overline{C})$$

Dual form

$$= A + (B \cdot C) = (A + B) (A + C)$$

$$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$$

Redundant law

(1) $A + \bar{A} \cdot B = A + B$

Complement form

$A + \bar{A} \cdot B = \overline{\overline{A + \bar{A} \cdot B}}$

$= \overline{\bar{A} \cdot \overline{\bar{A} \cdot B}}$

$= \overline{\bar{A} \cdot (A + B)}$

Dual form

$A + \bar{A} \cdot B = A + B$

$A \cdot \overline{\bar{A} + B} = A \cdot B$

(2) $A \cdot (\bar{A} + B) = AB$

Complement

$A \cdot (\bar{A} + B) = \overline{\overline{A \cdot (\bar{A} + B)}}$

$= \overline{\bar{A} + \overline{\bar{A} + B}}$

$= \overline{\bar{A} + A \cdot B}$

Dual form

$A \cdot (\bar{A} + B) = AB$

$A + (\bar{A} \cdot B) = A + B$

Absorption law

(1) $A + A \cdot B = A$

Complement

$\overline{A + A \cdot B} = \bar{A}$

$\overline{\bar{A} \cdot \overline{\bar{A} \cdot B}} = \bar{A}$

$\overline{\bar{A} \cdot \overline{\bar{A} + B}} = \bar{A}$

Dual form

$A \cdot (A + B) = A$

(2) $A(A + B) = A$

$\overline{\bar{A} + \overline{\bar{A} + B}} = \bar{A}$

$\overline{\bar{A} + \bar{A} \cdot B} = \bar{A}$

Dual form $\div A + (A \cdot B) = A$

⑥ consensus law

$$\begin{aligned}
 1) \quad & A \cdot B + \bar{A}C + BC = AB + \bar{A}C \\
 & = \overline{A \cdot B + \bar{A}C + BC} = \overline{AB + \bar{A}C} \quad \text{Complement form} \\
 & = \overline{A \cdot B} \cdot \overline{\bar{A}C} \cdot \overline{BC} = \overline{AB} \cdot \overline{\bar{A}C} \\
 & = \overline{A}(\bar{A} + B)(\bar{A} + C)(B + C) = (\overline{A}B + \bar{A}B) \cdot (A + C) = \bar{A}
 \end{aligned}$$

Dual form

$$\begin{aligned}
 & A \cdot B + \bar{A}C + BC = AB + \bar{A}C \quad \text{dual form} \\
 & = (A+B) \cdot (\bar{A}+C) \cdot (B+C) = (A+B)(\bar{A}+C)
 \end{aligned}$$

⑦

Complement form

$$\begin{aligned}
 & (A+B)(\bar{A}+C)(B+C) = \overline{\overline{(A+B)(\bar{A}+C)(B+C)}} \\
 & = \overline{(A+B)(\bar{A}+C)(B+C)} = \overline{(A+B)(\bar{A}+C)} \cdot \overline{B+C} \\
 & = \overline{(A+B) + (\bar{A}+C) + (B+C)} = \overline{(A+B) + (\bar{A}+C)} \\
 & = \overline{A} \cdot \overline{\bar{A}} \cdot \overline{B} + \overline{A} \cdot \overline{C} + \overline{B} \cdot \overline{C} = \overline{A} \cdot B + \overline{A} \cdot C + \overline{B} \cdot C
 \end{aligned}$$

dual form

$$= (A \cdot B) + (\bar{A} \cdot C) + (B \cdot C) = (A \cdot B) + (\bar{A} \cdot C)$$

⑦ De Morgan's law

1) $\overline{A+B} = \overline{A} \cdot \overline{B}$

Complement form

$$\begin{aligned}
 & = \overline{A+B} = \overline{A} \cdot \overline{B} \\
 & = A+B = \overline{\overline{A+B}}
 \end{aligned}$$

dual form

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

2) $\overline{A \cdot B} = \overline{A} + \overline{B}$

Complement form

$$\begin{aligned}
 & \overline{A \cdot B} = \overline{A} + \overline{B} \\
 & = \overline{A \cdot B} = \overline{A} + \overline{B}
 \end{aligned}$$

dual form

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

SOP & POS

Functionally Complete set of Operation

SOP & POS



→ product of sum

Sum of product

example of SOP

$$XY + YZ$$

[पहले दो variable का मेल है मतलब product] है दोनों product को

$$= XY \cdot 1 + YZ \cdot 1 = XY + YZ \text{ Sum है इसलिए SOP}$$

Canonical form :

$$XY + YZ$$

$$= XY \cdot 1 + YZ \cdot 1$$

$$= XY(z + \bar{z}) + YZ(x + \bar{x})$$

[इसमें पहले product में z को जोड़ेंगे जो (z + \bar{z}) है जो 1 है]

$$= XYZ + XY\bar{z} + xYZ + \bar{x}YZ$$

$$= XYZ + XY\bar{z} + \bar{x}YZ$$

Answer : this is canonical form

POS Example

$$(x + y)(y + z)$$

[इसमें दो sum variables of

last में product है]

Canonical form :

$$(x + y + 0)(y + z + 0)$$

$$= \underbrace{(x + y + z \cdot \bar{z})}_A \underbrace{(y + z + x \cdot \bar{x})}_B$$

Answer : A

$$= (x + y + z)(x + y + \bar{z})(y + z + x)(\bar{x} + y + z)$$

$$= (x + y + z)(x + y + \bar{z})(\bar{x} + y + z) \text{ Answer}$$

Combination Truth table

902

Decimal	SOP			POS	
	X	Y	Z	Product term / min term	Sum term / max term
	X	Y	Z	$F(x, y, z)$	$F(x, y, z)$
0	0	0	0	0 $(\bar{x}\bar{y}\bar{z})$	0 $(x+y+z)$
1	0	0	1	0 $(\bar{x}\bar{y}z)$	1 $(x+y+\bar{z})$
2	0	1	0	0 $(\bar{x}y\bar{z})$	1 $(x+\bar{y}+z)$
3	0	1	1	0 $(\bar{x}yz)$	1 $(x+\bar{y}+\bar{z})$
4	1	0	0	0 $(x\bar{y}\bar{z})$	1 $(\bar{x}+y+z)$
5	1	0	1	0 $(x\bar{y}z)$	1 $(\bar{x}+y+\bar{z})$
6	1	1	0	0 $(xy\bar{z})$	1 $(\bar{x}+\bar{y}+z)$
7	1	1	1	1 (xyz)	1 $(\bar{x}+\bar{y}+\bar{z})$

for SOP

for POS

AND				OR			
A	B	$F(A \cdot B)$	$(\bar{x} + \bar{y})$	A	B	$F(A + B)$	$(x + y)$
0	0	0	$\bar{A}\bar{B}$	0	0	0	$\bar{A}\bar{B}$
0	1	0	$\bar{A}B$	0	1	1	$\bar{A}B$
1	0	0	$A\bar{B}$	1	0	1	$A\bar{B}$
1	1	1	AB	1	1	1	AB

min term की function में = 0 मतलब $(\bar{A} + \bar{B})$

max term की function में = 0 मतलब $(A + B)$

A	min term sop	max term pos
0	\bar{A}	A
1	A	\bar{A}

SOP

Product term को मांग नेचम अनलिर करने है
 क्योंकि उसमें क. सबसे ज्यादा 0 प्राप्त होते है।
 अर्थात् किसी भी प्रवाह का output 0 ही अवस्था
 ज्यादा प्राप्त होता है।

POS
 # Sum term को मांग नेचम अनलिर करने है
 क्योंकि उसमें सबसे ज्यादा 1 प्राप्त होते है।
 अर्थात् input कुछ भी हो अधिकतर बार 1 ही आते है।

MSB LSB
 ↓ ↓
 # $F(A, B, C)$ इसमें है कि MSB होगा A
 C LSB होगा।
 Question इसी method में होंगे।

Sum of product Method

इस विधि में किसी व्यंजक को उसके Variable के
 गुणनफल के योग के रूप में व्यक्त किया जाता है
 जिसे sum of product कहते है।

Decimal	Input		Output	Fundamental product
	A	B	$Y = A \cdot B$	
0	0	0	0	$\bar{A} \bar{B}$
1	0	1	0	$\bar{A} B$
2	1	0	0	$A \bar{B}$
3	1	1	1	AB

उसमें 1 मतलब true form और
 0 मतलब complement form

(Product of Sum Method : POS)

इस विधि में सत्य तालिका से उन इनपुट की अवस्थाओं को लिया जाता है जिनके संगत Output का मान '0' होता है। इसे input को fundamental sum कहा जाता है।

इन सभी fundamental sum को गुणा या AND प्रक्रिया करने पर POS समीकरण प्राप्त होता है।

Fundamental sum प्राप्त करने के लिए Variable का मान '0' होने पर उन्हें यथावत् लिया जाता है।

0 = A होगा
और 1 = \bar{A}

Decimal	Input			Y	Fundamental Sum
	A	B	C		
0	0	0	0	0	$A+B+C$
1	0	0	1	1	$A+B+\bar{C}$
2	0	1	0	1	$A+\bar{B}+C$
3	0	1	1	1	$A+\bar{B}+C$
4	1	0	0	1	$\bar{A}+B+C$
5	1	0	1	1	$\bar{A}+B+C$
6	1	1	0	1	$\bar{A}+\bar{B}+C$
7	1	1	1	1	$\bar{A}+\bar{B}+\bar{C}$

SOP और POS में अंतर

SOP

1) इसमें '1' output के लिये fundamental product लिया जाता है।

0 → variable का complement
1 → true form

यह AND-OR परिचय बनता है।

प्रत्येक fundamental product को minterm कहते हैं जो उसे किसी 'M' से दर्शाते हैं।

इसमें चिन्ह "0" होता है।

POS

इसमें '0' output के लिये fundamental sum लिया जाता है।

0 → True form
1 → complement of variable

यह OR-AND बनता है।

प्रत्येक fundamental product को max term कहते हैं, जिसे 'M' कहते हैं।

इसमें चिन्ह "1" होता है।

Q. Simplify the expression to get the canonical SOP

$$Y = AB + A\bar{C} + BC$$

$$Y = AB \cdot 1 + A\bar{C} \cdot 1 + B(1)$$

$$= AB(C + \bar{C}) + A\bar{C}(B + \bar{B}) + B(A + \bar{A})$$

$$= ABC + AB\bar{C} + A\bar{C}B + A\bar{C}\bar{B} + ABC + A\bar{B}C + A\bar{A}B$$

$$Y = ABC + AB\bar{C} + A\bar{C}B + \bar{A}BC$$

Each term contains all the literals

Q. Convert the expression $Y = (A+B)(A+C)(B+\bar{C})$ into canonical POS form

$$Y = (A+B)(A+C)(B+\bar{C})$$

$$Y = (A+B+0)(A+C+0)(B+\bar{C}+0)$$

$$Y = \underbrace{(A+B+C\bar{C})}_X \underbrace{(A+C+B\bar{B})}_Y \underbrace{(B+\bar{C}+A\bar{A})}_Z$$

\therefore Using distribution law $X+YZ = (X+Y)(X+Z)$

$$Y = (A+B+\bar{C})(A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+C)(B+\bar{A}+\bar{C})(\bar{A}+\bar{C}+B)$$

$$Y = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+\bar{C}+B)$$

Each term contains all the literals

Canonical form are

Q. Convert following equation into standard SOP form (Canonical form)

$$Y = \bar{A} + B\bar{C}D$$

$$Y = \bar{A} \cdot 1 + B\bar{C}D(1)$$

$$= \bar{A}(B+\bar{B})(C+\bar{C})(D+\bar{D}) + B\bar{C}D(A+\bar{A})$$

$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

$$Y = \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

$$[\because A+A=A]$$

This is the required expression in the Canonical form ^{SOP}

Q Convert following equation into standard pos form (canonical)

$$Y = (\bar{A} + B)(B + \bar{C}) + (\bar{A} + \bar{C})$$

$$Y = (\bar{A} + B + 0)(B + \bar{C} + 0) + (\bar{A} + \bar{C} + 0)$$

$$Y = \frac{(\bar{A} + B + C\bar{C})}{x} \frac{(B + \bar{C} + A\bar{A})}{y} + \frac{(\bar{A} + \bar{C} + B\bar{B})}{z}$$

$$Y = (\bar{A} + B + C)(\bar{A} + B + \bar{C})(B + A + \bar{C})(\bar{A} + B + \bar{C})$$

$$(\bar{A} + B + \bar{C})(\bar{A} + B + \bar{C})$$

Convert following equation to canonical SOP form

$$Y = (A + B\bar{C})(B + AC)$$

$$Y = AB + AC + B\bar{B}\bar{C} + ABC\bar{C}$$

$$Y = AB + AC + B\bar{C} + 0$$

$$Y = AB \cdot 1 + AC \cdot 1 + B\bar{C}$$

$$Y = AB(C + \bar{C}) + AC(B + \bar{B}) + B\bar{C}(A + \bar{A})$$

$$Y = ABC + AB\bar{C} + ABC + A\bar{B}C + AB\bar{C} + \bar{A}B\bar{C}$$

$$Y = ABC + AB\bar{C} + A\bar{B}C + \bar{A}B\bar{C}$$

This is required canonical SOP form

Convert following expression into standard SOP form

$$Y = A + B$$

$$Y = A \cdot 1 + B \cdot 1$$

$$Y = A(B + \bar{B}) + B(A + \bar{A})$$

$$Y = AB + A\bar{B} + AB + \bar{A}B$$

$$Y = AB + A\bar{B} + \bar{A}B$$

This is Canonical SOP form

K-map

Karnaugh Map

Boolean function को सरल करने हेतु demorgan's theorem एवं वीजगणितीय विधियों के अलावा एक अन्य महत्वपूर्ण विधि 'कवर्नाक मैप' है। यह एक graphical विधि है जिसमें किसी truth table के input व output की एक मैप में दर्शाया जाता है। इस विधि को 3, 3 या 4 variable श्रेणियों के लिये सरलना से परफेक्ट किया जा सकता है।

K-map for 2 Variable: $AB + \bar{A}B = Y$

- हमें शुरुआत 2 column होते हैं।
- हमें पंक्ती 0 होता है इसलिए और जब main term में निगलते हैं तो 0 को A व 1 को \bar{A} लिखते हैं।
- A 2 variable K-map consists of $2^2 = 4$ rectangular boxes. Inside these boxes we have to enter the value of output Y for different combinations of input A and B.
- ∴ हमें चार box होते हैं जो हमें दो दो दो पंक्ति बनता है अर्थात् $2^2 = 4$ यानी दो variable (A, B) को दो 1 से Reduce होता है।

* min term of function = 1 # 1
 * max term of function = 0 # 0

2 Variable k-map

LSB → B

MSB ↓ A

	0	1
0	0	1
1	2	3

SOP - Min-term

	\bar{A}	A
\bar{B}	$\bar{A}\bar{B}$ 0	$\bar{A}B$ 1
B	$A\bar{B}$ 2	AB 3

$A\bar{B} = 0$
 $\bar{A}B = 1$
 $A\bar{B} = 2$
 $AB = 3$

	B	\bar{B}
A	$A\bar{B}$	$A+B$
\bar{A}	$\bar{A}B$	$\bar{A}+\bar{B}$

POS - max term

* A and B are the inputs or variable
 * 0 and 1 are the values of A or B
 * inside 4 boxes we have to enter the value of Y is output

Structure of 2-Variable k-map

3 Variable k-map

→ 3 variable k-map में किसी भी variable की row में तथा उस variable की column में रखते हैं

→ 3 variable k-map there will be 8 boxes

LSB → BC

MSB ↓ A

	00	01	11	10
A 0	000 0	001 1	011 3	010 2
A 1	100 4	101 5	111 7	110 6

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
\bar{A}	m_0	m_1	m_3	m_2
A	m_4	m_5	m_7	m_6

SOP - Min term

Decimal Value	Input			Fundamental Product
	A	B	C	
0	0	0	0	$\bar{A} \bar{B} \bar{C}$
1	0	0	1	$\bar{A} \bar{B} C$
2	0	1	0	$\bar{A} B \bar{C}$
3	0	1	1	$\bar{A} B C$
4	1	0	0	$A \bar{B} \bar{C}$
5	1	0	1	$A \bar{B} C$
6	1	1	0	$A B \bar{C}$
7	1	1	1	$A B C$

K-map for 4 variable:

4-Variable map there will be 16 boxes and so on.

$\bar{A} \bar{B}$ 00	$\bar{C} \bar{D}$ 00	$\bar{C} D$ 01	$C \bar{D}$ 11	$C D$ 10
$\bar{A} \bar{B}$ 00	m_0	m_1	m_3	m_2
$\bar{A} B$ 01	m_4	m_5	m_7	m_6
$A \bar{B}$ 11	m_{12}	m_{13}	m_{15}	m_{14}
$A B$ 10	m_8	m_9	m_{11}	m_{10}

Alternative 4 variable K-map

→ इसे solve करने से पहले इसमें चार का पांच बनाते जिसे equal करते हैं।

Solution के लिए k-map का Use


→ SOP → Symbol → Σm (sum min)
/ min term

→ POS → Symbol → ΠM (Product Max)
/ max term

→ यदि max term का function - 0
min term का function - 1

min term में 0 means \bar{A} और 1 means A
और max term में 0 means A और 1 means \bar{A}

Q. $\Pi M (0, 1, 2)$



∴ Max terms अर्थात् जहाँ function 0 होता है

$M(0, 1) = \bar{A}$


$M(2, 3) = B$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

} max

= $\bar{A}B$ Answer

Q. $\Sigma m (1, 2, 3)$



A	B	Y
0	0	0 → max
0	1	1 → m1 $\bar{A} \cdot B$
1	0	1 → m2 $A \bar{B}$
1	1	1 → m3 AB

$m(1, 3) = B$

$m(2, 3) = A$ = ~~AB~~ $A+B$

3- Variable k. map question

$F = \bar{A}\bar{B}c + A\bar{B}c + \bar{A}B\bar{c} + AB\bar{c} + ABC$

∴ $\bar{A}\bar{B}c = 001 = m_1$

$A\bar{B}c = 101 = m_5$

$\bar{A}B\bar{c} = 010 = m_2$

$AB\bar{c} = 110 = m_6$

$ABC = 111 = m_7$

$\Sigma m(1, 2, 5, 6, 7)$

		Bc	$\bar{B}c$	$B\bar{c}$	$\bar{B}\bar{c}$
A	\bar{A}	00	01	11	10
A	0	0	1	0	1
A	1	1	0	1	1

अंत में तीन पंक्तियाँ बनने वाली हैं।

$m(1, 5) \quad m(2, 6) \quad m(5, 7)$

pair $(m_1, m_5) = \bar{B}c$

pair $(m_6, m_7) = AB$

pair $(m_2, m_6) = B\bar{c}$

reduce form = $F = \bar{B}c + AB + B\bar{c}$ Answer

$$f = \prod (0, 3, 4)$$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
A	0	1	2	3	4
\bar{A}	5	6	7	8	9

$$m(0, 4) = A\bar{B}\bar{C}$$

$$m(8) = \bar{A} + B + C$$

$$f = (B+C)(A+\bar{B}+\bar{C})$$

$$\# f = \sum m(0, 1, 2, 3)$$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	0	1	2	3	4
\bar{A}	5	6	7	8	9

∵ यहाँ 4 Variable
का Quasi का
जहाँ जसलिए
दो Variable

$$m(0, 1, 2, 3) = \bar{A}$$

reduce होगा

SOP - Sum of Product

$$f(A, B, C) = \sum m(0, 1, 2, 4)$$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	0	1	2	3	4
\bar{A}	5	6	7	8	9

$$m(0, 4) = \bar{B}\bar{C}$$

$$m(1, 1) = \bar{A}\bar{B}$$

$$m(2, 0) = \bar{A}\bar{C}$$

2) $\Sigma m(0, 1, 2, 5)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	BC
\bar{A}	0	1	1	0
A	1	1	0	0

$m(0, 1) = \bar{A}\bar{B}$
 $m(1, 5) = \bar{B}C$
 $m(1, 3) = \bar{A}C$

$= \bar{A}\bar{B} + \bar{B}C + \bar{A}C$

3) $\Sigma m(0, 1, 2, 4, 5, 6)$

	$\bar{A}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	1	1	0	1
A	1	1	0	1

$m(0, 1, 4, 5) = \bar{B}$
 $m(0, 4, 2, 6) = \bar{C}$

$= \bar{B} + \bar{C}$

4) $\Sigma m(0, 1, 2, 4, 5, 7)$

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	1	1	1	0
A	1	1	1	0

$m(0, 1, 4, 5) = \bar{B}$
 $m(1, 2, 5, 7) = \bar{C}$
 $= \bar{B} + \bar{C}$

5) $\Sigma m(0, 1, 2, 3, 4, 5, 6, 7)$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	0	1	2	3	4
\bar{A}	5	6	7		
A	1	1	1	1	1

जब सभी 1 हैं तो A+B की 1 होगी

$$m(0, 1, 4, 5) = \bar{B}$$

$$m(2, 3, 6, 7) = B\bar{A} = (0, 2, 6, 7) \text{ m}$$

$$= \bar{B} + B = 1$$

4) Variable K-Map

$f(2, 3, 6, 7, 8, 10, 11, 13, 14)$

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB	00	01	11	10	
$\bar{A}\bar{B}$	0	1	1	0	
$\bar{A}B$	1	1	1	1	
AB	1	1	1	1	
AB	1	1	1	1	

Pair (8, 10)

$$\text{Quad } m(2, 6, 14, 10) = \bar{C}D$$

$$\text{Quad } m(2, 3, 7, 6) = \bar{A}C$$

$$\text{Quad } m(11, 10, 9, 8) = \bar{B}C$$

$$\bar{C}D + \bar{A}C + \bar{B}C + AB + \bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D}$$

① $\Sigma m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB		00	01	11	10
$\bar{A}\bar{B}$	00	1	1	1	1
$\bar{A}B$	01		1	1	
$A\bar{B}$	11	1	1		
AB	10	1	1		

$m(0, 1, 3, 2) = \bar{A}\bar{B}$

$m(1, 3, 5, 7) = \bar{A}D$

$m(12, 13, 8, 9) = A\bar{C}$

$m(9, 10) = \bar{B}C\bar{D}$

Ans $\bar{A}\bar{B} + \bar{A}D + A\bar{C} + \bar{B}C\bar{D}$

② $\Pi M(2, 8, 9, 10, 11, 12, 14)$

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$C\bar{D}$
AB		00	01	11	10
$A+B$	00		1		1
$A+\bar{B}$	01				
$\bar{A}+\bar{B}$	10	1			1
$A+B$	10	1	1	1	1

Quad $m(8, 9, 10, 11) = \bar{A}+B$

Quad $m(12, 8, 14, 10) = \bar{A}+D$

pair $m(2, 10) = \bar{B}+\bar{C}+D$

$= (\bar{A}+B)(\bar{A}+D)(\bar{B}+\bar{C}+D)$

③ $\Sigma m(0, 2, 4, 6, 7, 8, 10, 12, 13, 15)$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1			1
$\bar{A}B$	1		1	1
AB	1	1	1	
$A\bar{B}$	1			1

$m(0, 4, 12, 8) = \bar{C}\bar{D}$

$m(0, 4, 9, 6) = \bar{A}\bar{D}$

$m(7, 15) = AB\bar{C}$

$m(10, 13) = \bar{B}C\bar{D}$

$m(2, 10) = B\bar{C}D$

$m(0, 8, 2, 10) = \bar{B}\bar{D}$

$= \bar{C}\bar{D} + \bar{A}\bar{D} + AB\bar{C} + \bar{B}C\bar{D} + B\bar{C}D + \bar{B}\bar{D}$

④ $\Sigma m(0, 1, 2, 3, 4, 8, 12)$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1	1	1	1
$\bar{A}B$	1			
AB	1			
$A\bar{B}$	1			

$m(0, 1, 3, 2) = \bar{A}\bar{B}$

$m(0, 4, 12, 8) = \bar{C}\bar{D}$

$= \bar{A}\bar{B} + \bar{C}\bar{D}$

5) $\Sigma m(5, 6, 7, 8, 9, 12, 13, 14)$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$m(12, 13, 15, 14) = A\bar{C}$

$m(5, 7) = \bar{A}BD$

$m(6, 14) = B\bar{C}\bar{D}$

$= A\bar{C} + \bar{A}BD + B\bar{C}\bar{D}$ answer

6) $\Sigma m(0, 1, 5, 7, 8, 10, 14, 15)$

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$m(0, 1) = \bar{A}\bar{B}\bar{C}$

$m(5, 7) = \bar{A}BD$

$m(15, 14) = ABC$

$m(8, 10) = A\bar{B}\bar{D}$

$= \bar{A}\bar{B}\bar{C} + \bar{A}BD + ABC + A\bar{B}\bar{D}$

POS - MAX term Questions

(1) $\Sigma m (0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$

$\Pi M (4, 6, 15, 14, 11)$

AB	cD	c+D	c+D	c+D	c+D
	00	01	10	11	
A+B	00	0	1	2	3
A+B	01	0	5	7	6
A+B	11	12	13	10	14
A+B	10	8	9	11	10

$m(0, 1, 2, 3) = \bar{A} + \bar{B} + \bar{C} + \bar{D} + \bar{A} + \bar{B} + \bar{C} + \bar{D} + \bar{A} + \bar{B} + \bar{C} + \bar{D} + \bar{A} + \bar{B} + \bar{C} + \bar{D}$

$m(5, 7, 8, 9, 10, 12, 13) = \bar{B} + \bar{C} + \bar{D} + \bar{B} + \bar{C} + \bar{D} + \bar{B} + \bar{C} + \bar{D} + \bar{B} + \bar{C} + \bar{D} + \bar{B} + \bar{C} + \bar{D} + \bar{B} + \bar{C} + \bar{D}$

$m(4, 6) = (A + B + C)(A + B + D) + (A + B + C)(A + B + D)$
 $= (\bar{A} + \bar{B} + \bar{C})(\bar{B} + \bar{C} + \bar{D})(A + B + D)$

(2) $\Sigma m (0, 2, 4, 6, 7, 8, 10, 12, 13, 15)$

$\Pi M (1, 3, 5, 9, 11, 14)$

AB	cD	c+D	c+D	c+D	c+D
	00	01	10	11	
A+B	00	0	2	3	
A+B	01	0	5	6	
A+B	11	12	13	10	14
A+B	10	8	9	11	10

Question (9, 11, 13) = $B + \bar{D}$

Pair (1, 5) = $A + C + \bar{D}$

min term (14) = $A + \bar{B} + \bar{C} + D$

(A) $\Sigma m(0, 1, 2, 3, 4, 8, 12)$

$\Pi M(5, 6, 9, 10, 11, 13, 14, 15)$

AB \ CD	C+D	C+D̄	C̄+D	C̄+D̄
A+B	0	1	3	2
A+B̄	4	5	7	6
Ā+B	12	13	15	14
Ā+B̄	8	9	11	10

Quad $m(13, 15, 9, 11) = A + D$

Quad $m(15, 14, 11, 10) = A + C̄$

pair $m(5, 13) = B + C + D̄$

pair $m(6, 14) = B + C̄ + D$

$= (A + D)(A + C̄)(B + C + D̄)(B + C̄ + D)$

(5) $\Sigma m(5, 6, 7, 8, 9, 12, 13, 14)$

$\Pi M(15, 14, 11, 10, 13, 14, 15)$

$\Pi M(0, 1, 2, 3, 4, 10, 11, 15)$

AB \ CD	C+D	C+D̄	C̄+D	C̄+D̄
A+B	0	1	3	2
A+B̄	4	5	7	6
Ā+B	12	13	15	14
Ā+B̄	8	9	11	10

$m(0, 1, 2, 3) = A + B$

$m(0, 4) = A + C + D$

$m(15, 11) = Ā + C̄ + D$

$m(11, 10) = Ā + B + C̄$

$= (A + B)(A + C + D)(Ā + C̄ + D)(Ā + B + C̄)$

Combinational Logic Circuit

असि डिजिटल सिस्टम के प्रकार के परिपथो से बने होते है। ये परिपथ है - Combinational Logic परिपथ एवं sequentially logic circuit

Combinational :

ये परिपथ होते है जिनके output (यदि एक से अधिक output है तो) केवल वर्तमान input की अवस्था पर निर्भर करते है। उनमें कुछ जटिल परिपथो

जैसे : मल्टीप्लेक्सर, डिमल्टीप्लेक्सर, इनकोडर, डिकोडर आदि


को लॉजिक गेट्स के संयोजनों से बनाया जाता है। अतः लॉजिक गेट्स ही असि Combinational Circuits के आधार माने जा सकते है।

Combinational में memory नही होता।

अर्थात् output store नही कर सकते।

* उसमें present के input पर present output मिलता है।

Block diagram of Combinational circuit




Arithmetic Logic Unit में विभिन्न लॉजिक गेट्स एवं फ्लिप-फ्लॉप संयोजित कर सभी बीजगणितीय प्रक्रियाएँ पूर्ण की जाती हैं। डिजिटल Computer's में निम्नलिखित मूल्य गणितीय परिपथ (basic arithmetic operations) प्रयुक्त किये जाते हैं :-

- (1) Half adder
- (2) Full adder
- (3) Full subtractor
- (4) Half subtractor
- (5) Control inventory

(1) HALF ADDER :-

यह एक चिप उत्पन्न होता है जो दो बाइनरी संख्याओं का योग करता है। चूंकि दो बाइनरी संख्याओं को जोड़ने पर योग (sum) के साथ carry भी उत्पन्न हो सकता है अतः एक हाफ adder में केवल सभी दो carry out नहीं होता अर्थात् इसे HALF adder कहते हैं। अतः एक Half adder में दो इनपुट तथा दो output होते हैं। हमे enable प्राप्त है कि output में sum, केवल उत्पन्न उरथ होता है जब carry देना output असमान होते हैं अतः sum को carry out गेट द्वारा प्राप्त किया जाता है क्योंकि

EX-OR गेट असमान इनपुट पर उरथ output देता है



Block Diagram of half adder

Truth table of Half adder

	i/p		sum	o/p	
	A	B		S	C
0	0	0	$0+0=0$	0	0
1	0	1	$0+1=1$	1	0
2	1	0	$1+0=1$	1	0
3	1	1	$1+1=10$	0	1

उपरोक्त truth table से स्पष्ट है कि output में carry केवल तब उच्च (High) होता है जब दोनों input High हों।

अतः carry के output को AND gate के output पर लिया जा सकता है और ~~SUM~~ output में sum केवल तब High होता है जब दोनों input समान होते हैं। अतः sum को XOR gate पर लिया जा सकता है।

क्योंकि XOR gate समान इनपुट के लिए High output देता है।

	B	\bar{B}	A
\bar{A}	0	1	
A	1	0	

	B	\bar{B}	B
\bar{A}	0	0	2
A	0	1	3

minterm = 1

minterm = 1

SOP

SUM = $A\bar{B} + \bar{A}B$

SOP

CARRY = $A \cdot B$

∴ A = 0 or B = 1 output = 1

∴ 0 = \bar{A} , 1 = B output = $\bar{A}B$

→ 1 = \bar{A} = 0, 1 = \bar{B} = output = $A\bar{B}$


SOP = $\bar{A}B + A\bar{B}$

K-map for SUM and CARRY logic circuit

SUM = $\bar{A}B + A\bar{B} = A \oplus B$ | EX-OR gate

CARRY = $A \cdot B$ = And gate

Logic diagram (implement)




Logic diagram of half adder

अधुन परिष्कृत को हाफ adder उपलब्ध है क्योंकि यह पिछले योग के कैरी को जोड़ने की सुविधा देता है इस कार्य के लिये 3 input adder को उपयोग करना पड़ेगा

Half adder is a combination ckt. It has two input and two output (sum, carry) it adds two bits at a time.

3) FULL Adder :

फुल Adder द्वारा एक समय में 3 बिट्स को जोड़ा जाता है। यह सिगनेल में जोड़ने के लिए पिछले योग के प्राप्त कैरी को जोड़ता है। इस प्रकार हम फुल adder में तीन input तथा दो output होते हैं। यह carry भी देता है।



Logical Diagram of Full adder

Truth table of Full adder

i/p			o/p	
A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table से स्पष्ट है कि output में Carry लगे समय (1) होता है जब input में A, B व C में से दो या दो से अधिक इनपुट 1 (High) होते हैं।
उसी प्रकार output में sum की वजह से High (1) होता है जब input's में 1's की संख्या विषम होती है यह अर्थात् XOR गेट के Logic के तुल्य होती है।
sum तथा carry के K-map

	C				C			
	00		01		11		10	
A	0	0	1	0	1	0	0	1
B	0	1	0	1	0	1	0	1

SUM

$$= \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} = \overline{A}(\overline{B}C + B\overline{C}) + A\overline{B}\overline{C}$$

$$= \overline{A}(B \oplus C) + A\overline{B}\overline{C}$$

$$= \overline{C}(A \oplus B) + C$$

Sum = $\bar{A}\bar{B}c + \bar{A}B\bar{c} + A\bar{B}\bar{c} + ABC$

Carry = $\bar{A}Bc + A\bar{B}c + AC\bar{B} + AB\bar{c}$

Logical expression

~~Sum~~ + Carry = $\bar{A}Bc + A\bar{B}c + A\bar{B}\bar{c} + ABC$

= $\bar{A}Bc + A\bar{B}c + AB(c + \bar{c})$ [∵ $c + \bar{c} = 1$]

= $\bar{A}Bc + A\bar{B}c + AB$

= $c(\bar{A}B + AB) + AB$

= $\bar{A}Bc + AB + A\bar{B}c$

= $B(A + \bar{A}c) + A\bar{B}c$

= $B(A + \bar{A})(A + c) + A\bar{B}c$

= $AB + Bc + A\bar{B}c$

= $AB + c(B + A\bar{B})$

= $AB + c(B + A)$

Carry = $AB + Bc + AC$

Carry = $AB + Bc + AC$

Sum = $\bar{A}\bar{B}c + \bar{A}B\bar{c} + A\bar{B}\bar{c} + ABC$

= $\bar{A}\bar{B}c + ABC + \bar{A}B\bar{c} + A\bar{B}\bar{c}$


= $c(\bar{A}\bar{B} + AB) + \bar{c}(\bar{A}B + A\bar{B})$ [∵ $\bar{A}\bar{B} + AB$

$\bar{A}\bar{B} + AB = \overline{A\bar{B} + \bar{A}B} = \overline{A\oplus B}$

$c(\overline{A\oplus B}) + \bar{c}(A\oplus B) \rightarrow [\bar{A}B + A\bar{B}]$

= $(A\oplus B) \oplus c$ [∵ $c\bar{A} + \bar{c}A = A\oplus B$]

Sum = $(A\oplus B) \oplus c$




Sum व carry के अरलीला समीकरण द्वारा full adder के लॉजिक circuit

logical diagram (implement)

$$\text{Carry} = AB + BC + AC$$

$$\text{Sum} = (A \oplus B) \oplus C$$




logical diagram of full adder

एक full adder को दो half adder तथा एक OR गेट से बनाया। उस विधि में प्रथम हाफ adder के sum को द्वितीय हाफ adder में दिया। द्वितीय हाफ adder द्वारा प्राप्त

sum को प्रथम sum को पुनर्गणित करके जोड़ने वाला है। जो दो adder के carry को एक साथ जोड़कर अंतिम carry प्राप्त किया जा सकता है।

HALF Subtractor

Half Subtractor द्वारा एक अंक में दो बाइनरी अंकों को घटाया जा सकता है। घटाने की क्रिया में output में अंतर (Difference) के साथ-साथ (borrow) भी उत्पन्न हो सकता है।
 नोट: स्पष्ट है कि एक HALF Subtractor में दो input तथा दो output होते हैं।



Block Diagram of Half Subtractor

Truth Table of Half Subtractor

i/p			o/p	
A	B	Sub.	D	B
0	0	0-0	0	0
0	1	0-1	1	1
1	0	1-0	1	0
1	1	1-1	0	0

0-1 (borrow) यहाँ 0 मा ~~error~~ तो 10-1=1

नालिका से

(i) जब A=0 तथा B=0 तब अंतर A-B=0

तथा borrow = 0 होगा।

(ii) जब $x=0$ तथा $y=1$ है तब घटाने की क्रिया करने हेतु भागले उरय बिट जे एक borrow लेना होगा। यूसि भागले उरय बिट का मान 2 होला है अतः अंतर = $2-1=1$ तथा उधार लेने के कारण Borrow = 1 होगा।

(iii) जब $x=1$ तथा $y=0$ है तब अंतर $1-0=1$ तथा उधार 0 होगा।

(iv) जब $x=1$ तथा $y=1$ है तब अंतर $1-1=0$ तथा उधार 0 होगा।

∴ निम्न truth table में 1 (0,1) यानी $\bar{A}B$ व 1 (1,0) यानी $A\bar{B}$ से भाया
 ∴ $\bar{A}B + A\bar{B}$
 व Borrow में 1 (0,1) यानी $\bar{A}B$ होगा।

Using K-map of Half subtraction

	A	B	
A	0	1	
\bar{A}	1	0	

	A	B	
A	0	0	
\bar{A}	1	1	

= $\bar{A}B + A\bar{B}$ = $\bar{A}B$


Difference D = $\bar{A}\bar{B} + A\bar{B}$

Borrow B = $\bar{A}B$

Logical circuit of half subtractor

$$D = AB + \bar{A}\bar{B} \approx A \oplus B \quad \text{ex-OR}$$

$$C = \bar{A}B$$




इसमें एक ex-OR gate है और एक AND gate है।

FULL Subtractor

फुल subtractor द्वारा तीन बाइनरी बिट्स में घटाने की क्रिया की जा सकती है। घटाने की क्रिया में output में पूर्व की भाँति difference तथा borrow (borrow) उत्पन्न होते हैं।

उम प्रकार एक full subtractor में तीन input तथा दो output होते हैं। इन तीन input में से data input तथा एक पिछले घटाने की क्रिया में उत्पन्न borrow को अंगीकारते हैं।



Block diagram of full subtractor

Truth table of full subtractor

i/p			o/p	
A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	0
1	1	1	1	1

तीन बिट के घटने की क्रिया निम्नलिखित है

(i) $A = B = C_0 = 0$ होने पर $A - B - C = 0 - 0 - 0 = 0$ अर्थात् अंतर D तथा उधार B दोनों 0 प्राप्त होंगे।

(ii) $A = 0, B = 0, C = 1$ होने पर $A - B - C = 0 - 0 - 1$ अर्थात् $A - B + C = 0 - 0 + 1 = 1$ होने के कारण अंतर 1 तथा उधार 0 प्राप्त होगा।
 $A = 0, B = 1, C = 0$ होने पर $A - B - C = 0 - 1 - 0 = -1$ अर्थात् $A - B + C = 0 - 1 + 0 = -1$ होने के कारण अंतर 1 तथा उधार 1 प्राप्त होगा।
 $A = 0, B = 1, C = 1$ होने पर $A - B - C = 0 - 1 - 1 = -2$ अर्थात् $A - B + C = 0 - 1 + 1 = 0$ होने के कारण अंतर 0 तथा उधार 1 प्राप्त होगा।
 $A = 1, B = 0, C = 0$ होने पर $A - B - C = 1 - 0 - 0 = 1$ अर्थात् अंतर 1 तथा उधार 0 प्राप्त होगा।
 $A = 1, B = 0, C = 1$ होने पर $A - B - C = 1 - 0 - 1 = 0$ अर्थात् अंतर 0 तथा उधार 1 प्राप्त होगा।
 $A = 1, B = 1, C = 0$ होने पर $A - B - C = 1 - 1 - 0 = 0$ अर्थात् अंतर 0 तथा उधार 0 प्राप्त होगा।
 $A = 1, B = 1, C = 1$ होने पर $A - B - C = 1 - 1 - 1 = -1$ अर्थात् $A - B + C = 1 - 1 + 1 = 1$ होने के कारण अंतर 1 तथा उधार 1 प्राप्त होगा।

(iii) $A=0, B=1, C=0$ होने पर $A-B-C$ मानलया

$$A-(B+C) = 0-(1+0) = 0-1$$
 होने के

कारण (ii) से यहाँ अंतर 1 तथा $B=1$ होगा।

(iv) $A=0, B=1, C=1$ होने पर $A-(B+C) = A-B-C$

$$= 0-1-1$$
 होने के कारण अगले उच्च बिट से

उधार लेंगे। यँकि अगले उच्च बिट का मान

$$2$$
 होता है अतः अंतर $D = 2-1-1 = 0$ तथा

उधार लेने के कारण $B=1$ होगा।

(v) $A=1, B=0, C=0$ होने पर $A-B-C = 1-0-0$

होने के कारण अंतर $D=1$ तथा borrow 0 होगा।

(vi) $A=1, B=0, C=1$ होने पर $A-B-C = 1-0-1$

होने पर अंतर $D=0$ तथा उधार = 0 होगा।

(vii) $A=1, B=1, C=0$ होने पर $A-B-C = 1-1-0$

$D=0$ तथा Borrow 0 होगा।

(viii) $A=1, B=1, C=1$ होने पर $A-B-C = 1-1-1$

$D=0$ तथा Borrow 0 होगा।

K-map of full subtractor

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	1	0	1
A	1	0	1	0

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	0	1	1	1
A	1	0	1	0

$m(3, 7)$ for B carry
 $m(1, 3) = \bar{A}C$
 $m(3, 2) = \bar{A}B$

$$m(1) = \bar{A}\bar{B}c$$

$$m(2) = \bar{A}B\bar{c}$$

$$m(4) = A\bar{B}\bar{c}$$

$$m(7) = ABC$$

$$m(3,7) = BC$$

$$m(1,3) = \bar{A}c$$

$$m(3,2) = \bar{A}B$$

$$= BC + \bar{A}c + \bar{A}B$$

$$= \bar{A}\bar{B}c + \bar{A}B\bar{c} + A\bar{B}\bar{c} + ABC$$

$$[A\bar{B} + \bar{A}B = A \oplus B]$$

$$= \bar{A}(\bar{B}c + B\bar{c}) + A\bar{B}\bar{c} + ABC$$

$$= \bar{A}(B \oplus c) + A\bar{B}\bar{c} + ABC$$

$$[\because \bar{B}\bar{c} + Bc = \overline{B \oplus c}]$$

$$= \bar{A}(B \oplus c) + A(\overline{B \oplus c})$$


$$= \bar{A}(B \oplus c) + A(\overline{B \oplus c})$$

$$[\because A\bar{X} + \bar{A}X = A \oplus X]$$

$$= \bar{A} \oplus (B \oplus c) \Rightarrow A \oplus B \oplus c$$



$$\text{Difference} = A \oplus B \oplus c$$

$$\text{Borrow} = BC + \bar{A}c + \bar{A}B$$



4 Bit Binary Parallel Adder

इसमें दो दो बाइनरी संख्याओं A_3, A_2, A_1, A_0 तथा B_3, B_2, B_1, B_0 का योग कर Output में C_4, S_3, S_2, S_1, S_0 उत्पन्न करता है जिसमें C_4 अंतिम carry होता है। इस adder में सबसे दायां adder (HA) तथा अन्य सभी रखर Full adder (FA) होते हैं।



Block Diagram of 4 bit binary

Parallel adder

A 4-bit binary parallel adder is a digital combinational circuit which adds 2 binary numbers each of 4 number in parallel form and produces.

Arithmetic Subtraction in parallel form it consists 4 full adders connected in a chain.

preceding stage full adder connected parallel in a chain carryout (C-out) acts as an input carry for next stage.

1) A_0 represent LSB bit at first binary number A.

2) B_0 represent LSB bit at second binary number B.

3) A_3 represent MSB bit at first number A.

4) B_3 represent MSB bit at second number B.

5) Input carry for this parallel adder is C_0 and the output carry is C_4 .

रिसम, सबसे पहले दो input A_0, B_0 है जिसका output sum S_0 है तथा इस adder में जो C_0 पुराना इनपुट C_0 को generated करती है।

अगला full adder जिसमें तीन इनपुट A, B व C होते हैं। इसके द्वारा output में योग S_1 तथा carry C_2 प्राप्त होते हैं। इस प्रकार सभी full adder द्वारा अंतिम output C_4, S_3, S_2, S_1, S_0 प्राप्त होता है जिसमें C_4 अंतिम carry होता है। यह carry की संख्या बढ़ाकर अधिक बिट की संख्याओं का योग किया जा सकता है।

बाइनरी adder को रिपल adder भी कह आता है।


4. 4-Bit Parallel Binary Subtractor

यह दो बाइनरी संख्याओं A_3, A_2, A_1, A_0 तथा B_3, B_2, B_1, B_0 को घटाकर output में C_4, S_3, S_2, S_1, S_0 प्राप्त होता है।

हमें यहाँ 4-bit parallel subtractor के लिए इसके circuit का use करना पड़ेगा। हम समस्या के हल के लिए यहाँ

/* बिनारी subtractor के लिए हम complement का use करते हैं। यहाँ complement के द्वारा बिनारी subtractor को easy किया जाता है। */

किसी बिनारी subtractor में complement का use किया जाता है। इसके लिए जिस स्थान पर (-) चिह्न होती है उसका complement निकालते हैं फिर add करते हैं। subtract करने के लिए borrow लेते हैं। लेकिन complement के द्वारा हमें जो circuit में जोड़ा जाता है जिसमें carry प्राप्त होती है।



Block Diagram of Parallel Subtractor

First input is given direct output s_0 and c_1 .
 इस प्रकार सभी input जिसमें A और B का complement लेते हैं जिसका output s_0 और carry प्राप्त होता है।

~~2's complement Adder subtractor~~

Binary adder - subtractor

$$Y = M\bar{B} + \bar{M}B$$


$$Y = B$$

$$m=0 \quad 0 \cdot \bar{B} + \bar{0} \cdot B = 0 + 1 \cdot B = B$$

$$m=1 \quad 1 \cdot \bar{B} + \bar{1} \cdot B = \bar{B}$$

हम जानते हैं कि किसी संख्या का 2's complement उस संख्या के ऋणात्मक मान को दर्शाता है। साथ ही यह भी ज्ञात है कि 2's complement प्रदर्शन द्वारा गणितीय परिपथों की जटिलता को कम किया जा सकता है।
 उदा: परिपथों में घटाने की प्रक्रिया हेतु संख्या के 2's complement का उपयोग किया जाता है।

2's Complement Adder/Subtractor को प्रदर्शित किया गया है जिसे 4 Full Adder को कार्रवाई में संयोजित कर बनाया गया है। उस परिपथ द्वारा दो बाइनरी संख्याओं $A = A_3 A_2 A_1 A_0$ तथा $B = B_3 B_2 B_1 B_0$ के बीच जोड़ या घटाने की क्रिया की जा सकती है। परिपथ में XOR गेट तथा SUB single मिलकर carry's inversion की भांति कार्य करते हैं। परिपथ से प्राप्त अंतिम carry को निरस्त कर दिया जाता है।



Block diagram of Binary Adder-Subtractor

First number input is given through

Second input is given through ex-OR Gate which has two input first input is number B if self & second input is m

Where m denotes mode of operation when
 even $m=0$ Addition mode will be perform and
 $m=1$ Subtraction will be perform

$B = m=0$ Adder

$B = m=1$ Subtractor

BCD Adder

BCD Adder is a 4 bit adder. (if we are adding two BCD number A & B each have 4 bit)

बाइनरी coded Decimal adder या BCD Adder द्वारा दो BCD संख्याओं का योग कर Output को भी BCD रूप में प्राप्त किया जाता है। BCD कोड जो एक घुमट कोड है में 4 बिट की 10 संभव

अवस्थाएँ अर्थात् valid number 0000 से 1001 तक (डेसीमल मान 0 से 9 तक) होती है तथा 0

अवस्थाएँ 1010 से 1111 तक (डेसीमल मान 10 से 15 तक)

invalid होता है। दो BCD संख्याओं के योग में विसंगति उस समय आती है जब योग का मान

1001 अर्थात् डेसीमल 9 से अधिक होता है।

for example :

Decimal 9 तथा 3 का योग करने पर 12 जिसका बाइनरी मान 1100 है जबकि BCD में इसका मान 0010010 प्राप्त होता है।

इस प्रकार योग का मान 9 या 9 से कम होने पर बाइनरी योग तथा BCD योग समान होते हैं परन्तु योग का मान 9 से अधिक होने पर सही BCD मान प्राप्त करने के लिये BCD के 6 अमान्य code को subtract करना होता है।

→ अर्थात् बाइनरी योग में 0110 (decimal 6) अतिरिक्त जोड़ देने पर सही BCD योग प्राप्त होता है।

उदा

उस प्रकार 1001 तथा 0011 के योग की प्रक्रिया में प्राप्त बाइनरी योग 1100 में अतिरिक्त 0110 (Decimal 6) का पुनः योग करने पर 00100 प्राप्त होता है जो decimal 12 का सही BCD मान होता है।

example → $9 \rightarrow 1001$
 $+ 3 \rightarrow 0011$

 $12 \rightarrow 1100$

लेकिन 1 → 0001 और 2 → 0010 होता है जो BCD value 12 का 00010010 होता चाहिए।

अतएव $1100 + 0110 + 6$

0010010 प्राप्त हुआ

$9 \rightarrow 1001$ 10010
 $+ 9 \rightarrow 1001$ $+ 0110$

 $18 \rightarrow 10010$ 00001100

जब subtraction का result 0-9 तक भाये तो ही 4-bit subtraction में increment कर सकते हैं।

but there can be invalid code also which are (1010, 1011, 1100, 1101, 1110, 1111, 10000, 10001, 10010)

The circuit for BCD adder must include logic needed to detect whether the sum is greater than

9 (01001)

S_4, S_3, S_2, S_1, S_0

(01001)

so that correction can be added

Case : I

1) When even S_4 is 1 ($S_4 = 1$) ($sum > 15$)


2) $S_3 \cdot S_2 = 1$ ($12 \leq sum \leq 15$)

3) $S_3 \cdot S_1 = 1$ ($sum = 10, 11$)

Hence the

Hence the condition can be expressed

$$F = X = S_4 + S_3 \cdot S_2 + S_3 \cdot S_1$$



Block diagram of BCD Adder

Logic diagram basically consists of 4 bit parallel adder and correction detector circuit.

इस प्रकार परिपथ की संरचना के लिए 4 bit binary adder में दो अन्य 4 bit binary adder द्वारा 0110 का योग किया जाता है परन्तु 0110 का योग केवल तभी किया जाता है जब बाइनरी योग का मान 1001 से अधिक हो क्योंकि यह उपर दिये गये लॉजिक समीकरण को संतुष्ट करता है अन्यथा प्रथम बाइनरी गजट के व्युत्पन्न में 0000 का योग कर इसे अंतिम व्युत्पन्न में प्राप्त कर लिया जाता है।

Magnitude Comparator (1-bit)

Truth table

input		output		
A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0


logical expression

$$A < B = \overline{A}B$$

$$A > B = A\overline{B}$$

$$A = B = A \oplus B$$

Block Diagram of magnitude Comparator (1-bit)




A comparator is a logical circuit use to compare the magnitude of two binary numbers.

it gives output logical 1 when two no. are equal or additionally provide output that signify (indicate) which no. is greater when equality does not hold.

1-bit Comparator (1-bit comparator)


1-bit comparator compares only single bit that means it has two input (A, B) and three output ($A < B$, $A = B$, $A > B$)

Logical Diagram of 1-bit Comparator



Magnitude Comparator (2-bit)

Block Diagram



Block diagram of magnitude comparator (2-bit)

two bit comparative has two binary numbers A & B each have two bit.

$$A = A_1, A_0$$

$$B = B_1, B_0$$

Case :

if $A_1 = 1$ and $B_1 = 0$ then output will be $A > B$

$A_1 = 0$ and $B_1 = 1$ then output will be $A < B$

if $A_1 = B_1$ and $A_0 = 1, B_0 = 0$ then output will be $A > B$

if $A_1 = B_1$ and $A_0 = 0, B_0 = 1$ then output will be $A < B$


if $A_1 = B_1$ and $A_0 = B_0$ then o/p will be $A = B$

logical expression

(G) $A < B = \bar{A}_1 B_1 + (A_1 \odot B_1) \cdot \bar{A}_0 B_0$


(L) $A > B = A_1 \bar{B}_1 + (A_1 \odot B_1) \cdot A_0 \bar{B}_0$

(E) $A = B = (A_1 \odot B_1) \cdot (A_0 \odot B_0)$



logical expression magnitude comparator (3bit)

Magnitude Comparator (3 bit)



Block diagram magnitude comparator (3 bit)

Three bit comparative has two binary numbers

A & B each have three bit

A = A₂, A₁, A₀

B = B₂, B₁, B₀

Case:

if A₂ = 1 and B₂ = 0 then output will be A > B

A₂ = 0 and B₂ = 1 then output will be A < B

if A₂ = B₂ and A₁ = 1, B₁ = 0 then output will be A > B

if A₂ = B₂ and A₁ = 0, B₁ = 1 then o/p will be A < B

if A₂ = B₂ and A₁ = B₁ and A₀ = 1, B₀ = 0 then o/p A > B

if A₂ = B₂ and A₁ = B₁ and A₀ = 0, B₀ = 1 then o/p will be A < B

if A₂ = B₂ and A₁ = B₁ and A₀ = B₀ then o/p A = B


Logical expression

$$A < B = \overline{A_2} B_2 + (A_2 \odot B_2) \overline{A_1} B_1 + (A_2 \odot B_2) (A_1 \odot B_1) \overline{A_0} B_0$$


$$A > B = A_2 \overline{B_2} + (A_2 \odot B_2) A_1 \overline{B_1} + (A_2 \odot B_2) (A_1 \odot B_1) A_0 \overline{B_0}$$

$$A = B = (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$$


Logical Diagram of magnitude comparator (3 bit)



Logical Diagram of magnitude comparator (3 bit)



Magnitude Comparator (4-bit)



Block diagram of magnitude comparator (4-bit)

Four bit comparative has two binary numbers
A & B each have four bit

$A = A_3, A_2, A_1, A_0$

$B = B_3, B_2, B_1, B_0$

Case :-

if $A_3 = 1$ and $B_3 = 0$ then output will be
 $A > B$

if $A_3 = 0$ and $B_3 = 1$ then output will be
 ~~$A > B$~~ $A < B$

if $A_3 = B_3$ and $A_2 = 1$ and $B_2 = 0$ then
output will be $A < B$

if $A_3 = B_3$ and $A_2 = 0$ and $B_2 = 1$ then output will be $A < B$

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = 1$, $B_1 = 0$ then output will be $A > B$

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = 0$, $B_1 = 1$ then output will be $A < B$

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = 1$, $B_0 = 0$ then output will be $A > B$

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = 0$, $B_0 = 1$ then output will be $A < B$


if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = B_0$ then output will be $A = B$

logical expression:-

$$A < B = \bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \bar{A}_1 B_1 + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) \bar{A}_0 B_0$$

$$A = B = (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$$

$$A > B = A_3 \bar{B}_3 + (A_3 \odot B_3) A_2 \bar{B}_2 + (A_3 \odot B_3) (A_2 \odot B_2) A_1 \bar{B}_1 + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) A_0 \bar{B}_0$$



ENCODERS :-

ये एक combinational circuit है जिसमें decoder को inverse operation के लिए किया जाता है।

General form :- $2^n \times n$


Encoder में 2^n numbers input lines होते हैं और n numbers output lines होते हैं।

→ एक encoder digital input numbers के corresponding एक n bit बइनरी कोड उत्पन्न करता है।

→ इसका use information encoding और data transmission में होता है।

→ ये input combinations को unique binary code में map करता है।

Block diagram :-



General form

Binary का base 2 होता है इसलिए 2^n में लिखते हैं।
ये binary form में होता है।

→ एन्कोडर एक input digital word को accept करता है और उसे एक n बिट्स वाले digital word में परिवर्तित करता है।

→ The internal combinational circuit of the encoder is designed accordingly.

Encoder किसी भी वास्तविक जानकारी को encrypt (original information को एक code के form में convert करना) करता है।

Binary information यानी 2^n input lines को n output lines में बदलता है।

Encoder में एक ही समय पर एक ही input line activate (high) रहती है और उन्हीं के आधार पर output produce होता है।

Encoder के प्रकार

(1) 4 to 2 line encoder or $2^2 : 2$


(2) 8 to 3 line encoder or $2^3 : 3$

(3) Decimal to BCD encoder

(1) 4:2 Encoder

इस encoder में 4 input lines (I_0, I_1, I_2, I_3) और 2 output lines (Y_0, Y_1) होती हैं।
 हमें एक time पर एक ही input line active यानी high होती है।

इसका basic काम चार input lines में से active (high) वाली line को detect करना और उसके corresponding binary code को generate करना है।



Block diagram of 4:2 Encoder

Truth table

Input				Output		Decimal
I_3	I_2	I_1	I_0	Y_0	Y_1	
1	0	0	0	0	0	0
0	1	0	0	0	1	1
0	0	1	0	1	0	2
0	0	0	1	1	1	3

$Y_0 = 1$ तभी आसगा जब I_2 और I_3 input lines

$Y_1 = 1$ तभी आसगा जब I_1 और I_3 input lines

Y_0 का equation $Y_0 = I_2 + I_3$

$Y_1 = 1$ तभी आसगा जब I_1 और I_3 input lines


$Y_1 = I_1 + I_3$

Logical Expression :

$Y_0 = I_2 + I_3$

$Y_1 = I_1 + I_3$

Y_0 और Y_1 का equation को OR logic gate मदद से implement करते हैं




Logical Diagram of 4:2 Encoder

2) 8:3 Encoder या Octal to Binary Encoder

→ इस Encoder को Octal to Binary Encoder भी कहा जाता है। इसमें

→ इसमें 8 input lines ($I_0, I_1, I_2, I_3, I_4, I_5, I_6, I_7$) और 3 output lines (Y_0, Y_1, Y_2) होती है।

→ इसका basic काम यह है कि 8 input line में active (high) वाली line को detect करनी और उसके corresponding binary code को generate करनी।



Block diagram of 8:3 Encoder

यह भी एक truth table के through काम करता है जिस में हर possible input combination के लिए output define होता है।

इस encoder में भी एक समय पर एक ही इनपुट लाइन active या ही लागू होती है।

Truth table


Input								Y_2	Y_1	Y_0
I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Logical Expression :-

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_0 = I_1 + I_3 + I_5 + I_7$$



logical diagram of 8:2 encoder

Encoder

An encoder is a digital device whose input can be decimal digit or alphabetic character and whose output are coded representation of those input (Binary)


- General form of encoder is $(2^n : n)$ where n is equal to number of output and 2^n is equal to number of input

(3) Decimal to BCD Encoder

इन encoder के नाम से समझ में आता है कि इसमें 10 input lines और 4 output lines होती है हर एक इनपुट line एक decimal digit की और 4 output line BCD code को represent करती है

→ यह encoder, decimal data को BCD form में code करता है

→ 2⁴ : 4 में input 16 लेकिन BCD में केवल 10 valid होते हैं और 6 invalid इसलिए output 4 है



Truth Table

I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	I_8	I_9	Y_3	Y_2	Y_1	Y_0
1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	1	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0	0	0	0	1	1
0	0	0	0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	0	0	0	1	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1	1	0	1

Logical Expression :

हम output lines Y_0, Y_1, Y_2, Y_3 के expression को truth table की मदद से लिखते हैं

है Y_0, Y_1, Y_2 और Y_3 output lines को active यानी high (1) होगा जब $E_0(I_1, I_3, I_5, I_7, I_9), E_1(I_2, I_3, I_6, I_7), E_2(I_4, I_5, I_6, I_7), E_3(I_8, I_9)$


input lines active यानी 1 थी

$$Y_0 = I_1 + I_3 + I_5 + I_7 + I_9$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

$$Y_3 = I_8 + I_9$$



logical diagram of Decimal to BCD Encoder


Decoder

Decoder is a logical circuit that convert n bit input code into a number of output lines.

→ Decoder, Encoder के समान वह Code परिवर्तक है जो जैसे सिंग यूनिट के आउटपुट को Code को decimal में परिवर्तित करता है।

→ यह एक Combinational circuit है।

→ इसमें binary decoding होती है जिसमें एक को Binary combination को एक Specific output line होती है।



Block diagram of $n: 2^n$

इसमें n input हैं 2^n output हैं।

Types of Decoders

(1) 2:4 Decoder

(2) 3:8 Decoder + 3 to 4 decoder


(3) BCD to Decimal decoder

(4) 2:4 Decoder

→ यह एक electronic circuit है जो दो input lines को use करते हैं और इसके combinations के basis पर 4 output lines produce करता है।

→ ये decoder specifically 2 input lines और 4 output lines को handle करता है।

जब हम इसमें दो input line पर input देते हैं तो एक एक input combination के लिए एक corresponding output line activate होती है।



Block diagram of 2:4 decoder

इसमें दो input (I_1, I_0) हैं

और चार output (Y_3, Y_2, Y_1, Y_0) हैं

Truth table:

input		output			
I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0


logical expression:

$$Y_3 = I_1 \cdot I_0 \quad Y_2 = I_1 \cdot \bar{I}_0$$

$$Y_1 = \bar{I}_1 \cdot I_0 \quad Y_0 = \bar{I}_1 \cdot \bar{I}_0$$

The Boolean expression for the output is

Logical Diagram of 2:4 Decoded



Logical Diagram


② 3:8 Decoder

3:8 decoder is an electronic circuit which uses 3 input lines to generate 8 combinations of signals on 8 output lines.

→ This is a basic circuit which takes 3 bit binary input combinations and decodes them to activate the corresponding output line.

This decoder acts as a min-term generator where each output corresponds to a specific min-term.

Block Diagram



Block diagram of 3x8 decoder

उपरोक्त की-1 input (I_2, I_1, I_0) है
और 8 output ($Y_7, Y_6, Y_5, Y_4, Y_3, Y_2, Y_1, Y_0$) है

Truth table

Input			Output						
I_2	I_1	I_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	1	1	0	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0	0
1	0	1	0	0	1	0	0	0	0
1	1	0	0	1	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0


Logical expression :-

$$Y_0 = \overline{I_2} \overline{I_1} \overline{I_0} \quad Y_1 = \overline{I_2} \overline{I_1} I_0 \quad Y_2 = \overline{I_2} I_1 \overline{I_0}$$

$$Y_3 = \overline{I_2} I_1 I_0 \quad Y_4 = I_2 \overline{I_1} \overline{I_0} \quad Y_5 = I_2 \overline{I_1} I_0$$

$Y_6 = I_2 I_1 \bar{I}_0$ $Y_7 = I_2 I_1 I_0$

logical Diagram of 3x8 Decoder



logical Diagram of 3x8 Decoder

③ BCD to Decimal Decoder :-

BCD to decimal decoder is a digital circuit that converts binary-coded decimal (BCD) inputs into corresponding decimal outputs for display or processing purpose.

उसमें 4 input lines और 10 output lines होती हैं।

इसे 4 bit decoder भी कहा जाता है।

क्योंकि इसकी 10 output लाइनों में से केवल 1

'High' पर होती है और शेष lines low पर होती हैं।

→ ये BCD input को Decimal output में convert करता है।

→ हर 4 bit BCD sequence को उसके corresponding decimal digit में map करते हैं।

i/p 1001 को decoder 9 में represent करते हैं।

BCD	BCD to Decimal decoder	Decimal
I_3	BCD to Decimal decoder	9
I_2		8
I_1		7
I_0		6
		5
		4
		3
		2
		1
		0

Block diagram

BCD to Decimal decoder.

ये decoder digital electronics में use होती है
especially display devices की control करने के
लिए जहाँ decimal representation required होती है

Truth table

Input				Output									
I_3	I_2	I_1	I_0	Y_9	Y_8	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0

Logical Expression :


$$Y_0 = \bar{I}_3 \bar{I}_2 \bar{I}_1 \bar{I}_0 \quad Y_5 = \bar{I}_3 \bar{I}_2 \bar{I}_1 I_0$$

$$Y_1 = \bar{I}_3 \bar{I}_2 \bar{I}_1 I_0 \quad Y_6 = \bar{I}_3 \bar{I}_2 I_1 \bar{I}_0$$

$$Y_2 = \bar{I}_3 \bar{I}_2 I_1 \bar{I}_0 \quad Y_7 = \bar{I}_3 \bar{I}_2 I_1 I_0$$

$$Y_3 = \bar{I}_3 I_2 \bar{I}_1 \bar{I}_0 \quad Y_8 = I_3 \bar{I}_2 \bar{I}_1 \bar{I}_0$$

$$Y_4 = \bar{I}_3 I_2 \bar{I}_1 I_0 \quad Y_9 = I_3 \bar{I}_2 \bar{I}_1 I_0$$



logical diagram of BCD to Decimal Decoder

Multiplexer (MUX)


Page: _____
Date: / /

Data selector

→ Multiplexer is a special type of combination circuit.

→ Multiplexer or Data selector is a logic circuit that accept multiple data input (2^n) allow only one of them to get through output.

इसमें 2^n input होते हैं और 1 output होता है।
और इसमें n Selection lines / select input होते हैं।



Block diagram of $2^n:1$ multiplexer

A multiplexer is a digital circuit which select one of the n data input and routes it to the output. The selection of one of one of the n inputs is done by the select inputs.

(xvi) 1973.10.11

- Multiplexer एक ऐसा परिपथ है जिसमें एक से अधिक input लायों केवल एक output होती है।
- यह एक data selector परिपथ है।
- इनमें select input / control signal को प्रयुक्त करके किसी input को output प्राप्त किया जा सकता है।
- परिपथ का output (जो एक selected input होती है) control terminal पर प्रयोग किये गये digital code द्वारा निर्धारित करती है।
- ये एक switch की तरह काम करता है, जिसमें एक specific input line को select करके उसका data output पर transmission होता है।
- Multiplexer का use data transmission, signal routing और communication system में होता है।

Advantages of Multiplexer

- 1) It reduce the number of wires.
- 2) so it reduce the circuit complexity and cost.
- 3) we can implement many combinational circuits using multiplexer.
- 4) It simplifies the logic design.
- 5) It does not need the K-map and simplification.


Types of Multiplexers :

1. 2:1 mux
2. 4:1 mux
3. 8:1 mux

(1) 2:1 multiplexer

उसमें 2 input signal होते हैं, उस संयोजन में किसी एक input single को select किया जाता है तथा उसी selected input को, output पर transfer किया जाता है। input selection का कार्य control signal से select input करता है।

Block diagram of 2:1 mux



Truth table of 2:1 mux

i/p	o/p
S ₀ = 1	I ₁
S ₀ = 0	I ₀

उसमें 2ⁿ यानी 2 है इसलिए input 2 को select input n होगा है तो n=1 है।


Logical Expression:

$Y = I_0$ when $s_0 = 0$ then $Y = I_0 \bar{s}_0$

$Y = I_1$ when $s_0 = 1$ then $Y = I_1 s_0$

$$Y = I_0 \bar{s}_0 + I_1 s_0$$

Logical Diagram of 2x1 Multiplexer:



Logical Diagram या functional diagram

→ इस प्रकार multiplexer में select input की सहायता से केवल एक input को select कर उसे output पर transfer किया जाता है।


② 4 to 1 multiplexer (4:1 mux)

इसमें 4 input signals होते हैं जो I_0, I_1, I_2, I_3 तथा ये 2:1 हैं अर्थात् $n=2$ है।
तो इसमें 4 input और $n=2$ यानी 2 select input / control signal s_0, s_1 होगा और एक output Y होगा।

→ 4:1 multiplexer, 4 input lines से जो output line पर data transmit करने का digital circuit है।

→ इसमें control signal / select input से किसी भी input line को choose किया जा सकता है, जिसका output line पर जाता है।

Blocks diagram of 4x1 mux :



Truth table of 4x1 mux

input		output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$Y = I_0$ when $S_0 = 0, S_1 = 0$ then $Y = I_0 \bar{S}_0 \bar{S}_1$

$Y = I_1$ when $S_1 = 0, S_0 = 1$ then $Y = I_1 \bar{S}_1 S_0$


$Y = I_2$ when $S_1 = 1, S_0 = 0$ then $Y = I_2 S_1 \bar{S}_0$

$Y = I_3$ when $S_1 = 1, S_0 = 1$ then $Y = I_3 S_1 S_0$

Logical expression =

$$Y = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$

Logical block diagram of 4x1 multiplexer



Logical Diagram of 4x1 MUX

$Y = I_0 \bar{S}_1 \bar{S}_0$ when $S_1 = 0, S_0 = 0$
 $Y = I_1 \bar{S}_1 S_0$ when $S_1 = 0, S_0 = 1$
 $Y = I_2 S_1 \bar{S}_0$ when $S_1 = 1, S_0 = 0$
 $Y = I_3 S_1 S_0$ when $S_1 = 1, S_0 = 1$

③ 8x1 multiplexer

Def: An 8:1 mux is a digital circuit that combines 8 input lines into a single output line.

→ ये 8 input lines को एक single output line पर switch करने वाला digital circuit है।

→ ये mux, एक binary control signal के through specific input line को choose करता है और data output पर transmit करता है।


→ input lines: 8 input line है जिनमे data आता है।

→ output lines: एक ही output line है जहाँ से selected input का data pass होता है।

→ Control signal: इसे हमें माल करने एक particular input line को select किया जाता है।

→ Selection: Control signal के अनुसार किसी भी input line की data output पर transmit होता है।

Block diagram of 8x1 multiplexer



Truth table :

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Logical Expression

$$Y = I_0 \overline{S_2} \overline{S_1} \overline{S_0} \quad Y = I_5 S_2 \overline{S_1} S_0$$

$$Y = I_1 \overline{S_2} \overline{S_1} S_0 \quad Y = I_6 S_2 S_1 \overline{S_0}$$

$$Y = I_2 \overline{S_2} S_1 \overline{S_0} \quad Y = I_7 S_2 S_1 S_0$$

$$Y = I_3 \overline{S_2} S_1 S_0$$


$$Y = I_4 S_2 \overline{S_1} \overline{S_0}$$

$$Y = I_0 \overline{S_2} \overline{S_1} \overline{S_0} + I_1 \overline{S_2} \overline{S_1} S_0 + I_2 \overline{S_2} S_1 \overline{S_0}$$

$$+ I_3 \overline{S_2} S_1 S_0 + I_4 S_2 \overline{S_1} \overline{S_0} + I_5 S_2 \overline{S_1} S_0$$

$$+ I_6 S_2 S_1 \overline{S_0} + I_7 S_2 S_1 S_0$$

logical diagram :-



Question

Application of MUX

Logic Function generator

Q. $F = A \oplus B \oplus C$

A	B	C	$Y = F$
0	0	0	$I_0 = 0$
0	0	1	$I_1 = 1$
0	1	0	$I_2 = 1$
0	1	1	$I_3 = 0$
1	0	0	$I_4 = 1$
1	0	1	$I_5 = 0$
1	1	0	$I_6 = 0$
1	1	1	$I_7 = 1$

भापक

odd ऑक 1 है

= 1

even ऑक 1 है

= 0


POS

यहाँ min term 1, 2, 4, 7

$$F = \sum m(1, 2, 4, 7)$$


$$F = \sum m(1, 2, 4, 7)$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$



Question: $f(\Sigma_m(0, 2, 3, 5))$

IT	X	Y	Z	F
	0	0	0	$I_0 = 1$
	0	0	1	$I_1 = 0$
	0	1	0	$I_2 = 1$
	0	1	1	$I_3 = 1$
	1	0	0	$I_4 = 0$
	1	0	1	$I_5 = 1$
	1	1	0	$I_6 = 0$
	1	1	1	$I_7 = 0$



Q. $f = \Pi M(4, 7, 9, 10)$

IT	X	Y	Z	M	F
	0	0	0	0	$I_0 = 0$
	0	0	1	1	$I_1 = 1$
	0	0	1	0	$I_2 = 1$
	0	1	0	0	$I_3 = 0$
	0	1	1	0	$I_4 = 1$
	1	0	0	0	$I_5 = 0$
	1	0	1	0	$I_6 = 0$
	1	1	0	0	$I_7 = 0$
	1	1	1	0	$I_8 = 0$
	1	1	1	1	$I_9 = 0$
	1	1	1	1	$I_{10} = 0$
	1	1	1	1	$I_{11} = 0$
	1	1	1	1	$I_{12} = 0$
	1	1	1	1	$I_{13} = 0$
	1	1	1	1	$I_{14} = 0$
	1	1	1	1	$I_{15} = 0$

बिनाय कोड \rightarrow यह कोड binary number system का नाम
 यह non-weighted कोड है जिसमें दो लगातार बिटों (bits) को
 इस is not suitable for arithmetic operation

बाइनरी कोड को भी प्रक्रिया है

$10 = 1 - 001 = 2 = 010$

$11 = 001 \quad 2 = 011$

इन प्रकार 1 में 2 तक बढ़ाने के लिए
 दो के बिनाय केवल एक बिट को बदलने की
 आवश्यकता होती है।


Electromechanical switch में नकली output को लेने
 और Digital टेलिविजन television और डेटा प्रणाली
 system जैसे डिजिटल उपकरण में यह सुधार की
 सुविधा

Demultiplexer :-

- यह एक ऐसा Logic circuit होता है जिसमें केवल एक इनपुट तथा एक से अधिक आउटपुट लाइन होती हैं।
- किसी भी select input को किसी एक output लाइन पर प्रेषित किया जा सकता है।
- A demultiplexer has performed the reverse operation of multiplexer. that means it receives one input and distributes it over several multiple outputs.

Hence demultiplexer is called as Data Distribution

→ At a time only one output line is selected by select lines and the input is transmitted to that selected output line.



1) Single input, multiple outputs

Demux में एक input line से data को multiple output lines पर distribute करना है।

जबमें एक input होता है, लेकिन कई output होते हैं।

2) Selection lines :

→ Demux के पास एक या multiple selection line होती है।

→ उन lines के through हम decide करते हैं कि data कौन-सी specific output line पर जायेगा।

3) Binary Decoder Configuration :

→ एक common use case में, demux को binary decoder के रूप में इस्तेमाल किया जाता है।

Selection lines binary format में होते हैं, और हर combination के लिए एक specific output line select करते हैं।

4) Applications :

इसका इस्तेमाल data routing, address decoding and digital communication systems में किया जाता है।

Types of Demultiplexers

1) 1:2 demultiplexer

2) 1:4 demux

3) 1:8 demux

1:2 demultiplexer

1:2 demux बनाने के लिए एक ऐसा digital circuit है जो एक input से 2 output lines पर data को distribute करता है।

Key point :-

1) Input & output :-


Input line :- एक ही input line होती है जिस demux से multiple O/P lines पर distribute किया जाता है।

Output line :- एक ही output line होती है जिसमें से एक एक पर input data को एक copy रखा जाता है।

2) Selection line :- 1:2 Demux में, एक selection line होती है जो line decide करता है कि input data किस output line पर जाएगा।

3) Implementation :- 1:2 Demux को AND और OR gates की combination use करके implement किया जा सकता है।

Block diagram of 1:2 demux




Logical Truth table of 1:2 demux

Input	output	
S_0	Y_1	Y_0
0	0	1
1	1	0

Logical expression

$Y_0 = \bar{I}$ when $S_0 = 0$ $Y_0 = 0$ when $S_0 = 1$
 $Y_1 = I$ when $S_0 = 0$ $Y_1 = 0$ when $S_0 = 1$




Logical diagram of 1:2 demux

⑨ 1 x 4 Demux

1:4 Demux एक digital circuit है जो एक input line से चार output lines पर data को distribute करता है।

Block diagram of 1:4 Demux



यहाँ input line एक है जो कि demux से 4 output lines पर distribute किया जाता है।

Truth table of 1:4 demux

Input		Output			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Logical expressions


$$Y_0 = 1 \text{ when } s_0 = 0, s_1 = 0 \Rightarrow Y_0 = I \bar{s}_0 \bar{s}_1$$

$$Y_1 = 1 \text{ when } s_1 = 0, s_0 = 1 \Rightarrow Y_1 = I \bar{s}_1 s_0$$

$$Y_2 = 1 \text{ when } s_1 = 1, s_0 = 0 \Rightarrow Y_2 = I s_1 \bar{s}_0$$

$$Y_3 = 1 \text{ when } s_1 = 1, s_0 = 1 \Rightarrow Y_3 = I s_1 s_0$$

Logical Diagram of 1:4 demux




⑧ 1:8 Demux

→ 1:8 demux is a digital circuit.

जो एक input को लेकर उसे बइनरी code के आधार पर 8 संभावित output में 8 possible outputs में direct करता है।

जका मुख्य काम एक input को 8 अलग output में distribute करना होता है।



Block diagram of 1x8 Demux


Truth table

S_2	S_1	S_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Logical expression

$Y_0 = I \bar{S}_2 \bar{S}_1 \bar{S}_0$ $Y_1 = I \bar{S}_2 \bar{S}_1 S_0$ $Y_2 = I \bar{S}_2 S_1 \bar{S}_0$ $Y_3 = I \bar{S}_2 S_1 S_0$
 $Y_4 = I S_2 \bar{S}_1 \bar{S}_0$ $Y_5 = I S_2 \bar{S}_1 S_0$ $Y_6 = I S_2 S_1 \bar{S}_0$ $Y_7 = I S_2 S_1 S_0$

logical diagram of 1x8 Demux



Sequential Circuits

The digital systems in general are classified into two categories names:

① Combinational logic Circuits

② Sequential logic Circuits

① Combinational Circuits

→ एक ऐसा circuit को combinational circuit कहा जाता है जब उसका output पूरी तरह से उसके present (वर्तमान) input द्वारा निर्धारित होते हैं।

→ उसमें output को input की present state के द्वारा खोजा जाता है।

→ Storage Efficient - Combinational circuit जो है वह Data को store नहीं कर सकते हैं ये किसी भी memory element को contain नहीं करते हैं।

→ ये circuit clock पर निर्भर नहीं करते हैं।
अतः उनके operations के लिए triggering महत्वपूर्ण नहीं है।

→ इसमें किसी memory का use नहीं किया जाता है।
अतः input की पिछली स्थिति का circuit की वर्तमान स्थिति पर कोई प्रभाव नहीं पड़ता।

Ex → HALF Adder, Full Adder, Demux, Mux

Sequential Circuit

→ इसमें present input और past state output दोनों का उपयोग output की पहचान करने के लिए किया जाता है।


→ ये बहुत छोटी मात्रा में data को स्टोर कर सकते हैं, उनमें memory element होते हैं जो उन्हें digital circuit में संग्रहित करने होते हैं।

→ इसमें triggering को करने के लिए clock का उपयोग किया जाता है।

→ Sequential circuit का output वर्तमान समय के input, पिछले output और उस sequence पर निर्भर करता है जिसमें input लागू होते हैं।

→ पिछला input या output पहचान करने के लिए एक memory तत्व का उपयोग करना आवश्यक है। उस प्रकार sequentially circuit को एक memory तत्व की आवश्यकता होती है।

→ output को memory में store करता है।



Block diagram of sequential circuit

synchronous
① Synchronization : एक साथ काम / सँकरोटा काम

Ex: Flip-flop एक synchronization है।
जुगुगी उममे Edge triggering

② Asynchronous Circuit : अलग-अलग time पर काम

Ex: latch उममे level triggering का use होता है।


Comparison of Combinational and sequential circuit.

Parameter	Combinational circuit	Sequential circuit
output depend on	Inputs present at that instant of time	Present inputs and past i/p / o/p
memory	Not necessary	Necessary
Clock i/p	Not necessary	Necessary
Example	Adder, subtractor Code converters	Flip-flops, Counters Shift registers

clock signal

clock signal is a timing signal.

Every sequential signal will have this timing signal applied to it.



Flip-Flop :-

Flip-flop is basically the bistable elements

Flip-flop is a sequential circuit which generally samples its inputs and changes its outputs only at particular instants of time and not continuously.

यह sequential circuit है जो memory cell के रूप में काम करता है यह bistable multivibrator के रूप में भी जाना जाता है।
 Flip-flop दो स्थितियों में रह सकता है।

- (1) SET
- (2) CLR
- (3) RESET

ये digital devices में binary information को store करने और transfer करने में इस्तेमाल होता है।

Flip-flop एक clock signal के साथ या दो input signals को स्वीकार करता है, जिनसे उसकी स्थिति बदलती है।

Flip-flop का प्रमुख उपयोग memory units + registers और sequential logical circuits में होता है।

...

...

Flip flop में

- clock होगा
- clock signal भी होगा और

There are two types of edge (level) triggered flip-flop :

- (1) Positive edge triggered
- (2) Negative edge triggered

Flip flop के types:

- (1) S-R FF
- (2) D-FF
- (3) T-FF
- (4) JK-FF


(1) S-R Flip-flop : (Set-Reset Flip-flop)

S-R FF एक प्रकार का unstable multivibrator है जिसका उपयोग binary information storage में होता है। इसमें दो input होते हैं SET और RESET।


यह Flip-flop दो स्थितियों में होता है SET और RESET स्थिति।

S-R Flip-flop को समक्रम sequential logic circuit

और memory cells माना जाता है। यह logic designing में अपयोगी होता है नहीं। आवश्यक होती है कि किसी particular स्थिति में flip flop को set करना हो या use reset करना हो।



Block diagram of S-R FF



Logical Diagram of clocked S-R Flip-Flop

इसमें तीन input S, R, CLK हैं और दो output Q(n) और Q(n+1) हैं।

previous output next stage के लिए input का काम करता है।

Q(n) present stage of output

next stage Q(n+1) input के काम में आता है।

★ clk = 0 होगा तो inactive होगा। clock

Case : 1

$$S=0, \text{ clk}=0, R=0$$

$$\text{output of gate 1} = \overline{S \cdot \text{clk}} = \overline{0 \cdot 0} = 1$$

$$\text{output of gate 2} = \overline{R \cdot \text{clk}} = \overline{0 \cdot 0} = 1$$

$$\text{output of gate 3} \Rightarrow Q_{n+1} = 1 \cdot \overline{Q_n} = \overline{\overline{Q_n}} = Q_n$$

$$\text{Output of gate 4} : \overline{Q_{n+1}} = \overline{1 \cdot Q_n} = \overline{Q_n}$$

if clock=0, then there is no change in the output of the clocked SR flip-flop

output will remain same.

* output S, R or dependent of Q_n if clock is inactive

$$\text{Case : 2 } S=0, R=0, \text{ clk}=1$$

$$\text{output gate 1} = \overline{S \cdot \text{clk}} = \overline{0 \cdot 1} = 1$$

$$\text{output gate 2} = \overline{R \cdot \text{clk}} = \overline{0 \cdot 1} = 1$$

$$\text{output gate 3 } Q_{n+1} = 1 \cdot \overline{Q_n} = \overline{\overline{Q_n}} = Q_n$$

$$\text{Output gate 4} = \overline{Q_{n+1}} = \overline{1 \cdot Q_n} = \overline{Q_n}$$

→ ^{not} output change

Case 3 : $S=0, R=1, clk=1$

output gate 1 : $\overline{S \cdot CLK} = \overline{0 \cdot 1} = \overline{0} = 1$ Q_n

Output gate 2 : $\overline{R \cdot CLK} = \overline{1 \cdot 1} = \overline{1} = 0$ Q_n

Output gate 3 : $Q_{n+1} = \overline{0 \cdot Q_n} = \overline{0} = 1$

Output gate 4 : $Q_{n+1} = \overline{0 \cdot Q_n} = \overline{0} = 1$

जैसे जैसे चक्रों को लगे लगा कर input 0 है तो output 1 होगा

output will be reset stage = 0

Case 4 : $S=1, R=0, clk=1$

output gate 1 : $\overline{S \cdot CLK} = \overline{1 \cdot 1} = \overline{1} = 0$ Q_n

output gate 2 : $\overline{R \cdot CLK} = \overline{0 \cdot 1} = \overline{0} = 1$ Q_n

Output gate 3 : $Q_{n+1} = \overline{0 \cdot Q_n} = \overline{0} = 1$ Q_n का input तो output 1

Output gate 4 : $Q_{n+1} = \overline{1 \cdot 1} = \overline{1} = 0$

output will be SET stage = 1

Case - 5 : $S=1, R=1, clk=1$

output gate 1 : $\overline{S \cdot CLK} = \overline{1 \cdot 1} = \overline{1} = 0$

output gate 2 : $\overline{R \cdot CLK} = \overline{1 \cdot 1} = \overline{1} = 0$

Output gate 3 : $Q_{n+1} = \overline{0 \cdot Q_n} = \overline{0} = 1$ Q_n का input 0 है तो output 1

Output gate 4 : $Q_{n+1} = \overline{0 \cdot Q_n} = \overline{0} = 1$ Q_n का input 0 है तो output 1

This can not be possible Invalid stage.


Truth table / characteristic table

clk	S	R	Q_n	Q_{n+1}	stage
0	X	X	0	0] No change
0	X	X	1	1	
↑	0	0	0	0] No change
↑	0	0	1	1	
↑	0	1	0	0] RESET stage
↑	0	1	1	0	
↑	1	0	0	1] SET stage
↑	1	0	1	1	
↑	1	1	0	X] invalid stage
↑	1	1	1	X	


D-FF - Data FF

R-S flip-flop में बिना 1 को store करने के लिए S input high रखा जाता है तथा बिना 0 को store करने के लिए R input high रखा जाता है।

इसके अतिरिक्त R तथा S दोनों inputs कभी भी 1 तथा 1 high हो सकते हैं जो R-S flip-flop में परमिटेड नहीं है इन दोनों दोषों को दूर करने के लिए D flip flop use करते हैं।



Block diagram of D-FF



Logical diagram of D-FF

Case 1 : $D=0$, $\bar{D}=1$, $clk=0$

output gate 1 : $\bar{D} \cdot clk = \bar{0} \cdot 0 = 0 = 1$

output gate 2 : $\bar{D} \cdot clk = 1 \cdot 0 = 0 = 1$

output gate 3 : $Q_{n+1} = 1 \cdot \bar{Q}_n = Q_n$

output gate 4 : $Q_{n+1} = 1 \cdot Q_n = Q_n$

output 3 & 4 remains say
No change state.

Case 2 : $D=0, \bar{D}=1, clk=1$

$$\text{output gate 1: } \overline{D \cdot clk} = \overline{0 \cdot 1} = \overline{0} = 1$$

$$\text{output gate 2: } \overline{\bar{D} \cdot clk} = \overline{1 \cdot 1} = \overline{1} = 0$$

$$\text{output gate 3: } Q_{n+1} = \overline{1 \cdot 1} = \overline{1} = 0$$

$$\text{output gate 4: } \overline{Q_{n+1}} = \overline{0 \cdot Q_n} = 1$$

* ये gate 4 वाले feedback provide होगा

NAND gate में यदि input 0 है तो output 1 ही होगा,

मार्ग

जिस gate का conclusion 0 था उसे कॉलगा
वही वाले feed back में जाएगा

∴ output 3 & 4 से will be reset stage.

Case 3 : $D=1, \bar{D}=0, clk=1$

$$\text{output gate 1: } \overline{D \cdot clk} = \overline{1 \cdot 1} = \overline{1} = 0$$

$$\text{output gate 2: } \overline{\bar{D} \cdot clk} = \overline{0 \cdot 1} = \overline{0} = 1$$

$$\text{output gate 3: } Q_{n+1} = \overline{0 \cdot \bar{Q}_n} = 1$$

$$\text{output gate 4: } \overline{Q_{n+1}} = \overline{1 \cdot 1} = \overline{1} = 0$$

output will be set stage.

Truth table :

Input		output		
clk	D	Qn	Qn+1	state
0	x	0	0] No change
0	x	1	1	
↑	0	0	0] Reset state
↑	0	1	0	
↑	1	0	1] set state
↑	1	1	1	

D-FF का Use S-R FF के obrow back के over kam करने के लिए किया जाता है।

S-R FF में 4 state हो सकते हैं जब A=1, B=1 तो output भी 1, 1 माना है।

* हमें S-R FF के invalid / state को over kam करने के लिए प्रक किया जाता है।

Output output :

(1) No change : Qn जो है वही Qn+1 भी होगा।

(2) Reset state : Qn को पर निर्भर नहीं करता D के द्वारा।

(3) Set state : Qn पर निर्भर नहीं करता है।

हमें data प्रदान करने के लिए जो input दे रहे हैं वही output प्राप्त होगा।

यह प्रक है मरणाच्छिन्न।

JK-FF


JK-FF एक digital electronic circuit है जो कि binary information को store करने के लिए use होता है।

* यह S-R FF के invalid state को Useful बनाता है।

* D-FF में Invalid state को हटाकर S-A perform करता है।

JK Flip-flop, D Flip-flop के एक प्रकार का extension है, जिसमें J (set) और K (reset) के अलावा एक और संकेत यानी toggle input होता है।

$$c = eUk$$



logical diagram of JK-FF

JK flip-flop का उपयोग mainly sequential logic circuits, frequency division circuit, और memory units में होता है।

→ Toggle input से आप JK flip-flop को toggle (लटका) सकते हैं।

जिससे Versatile Sequential Logic design किया जा सकता है।

Case : I

$clk = 0$, $J = X$ (क्या भी हो) $K = X$

gate 1 output $\overline{J \cdot C \cdot Q} = \overline{X \cdot 0 \cdot Q} = 1$

gate 2 output $\overline{K \cdot C \cdot Q} = \overline{X \cdot 0 \cdot Q} = 1$

gate 3 output $Q_{n+1} = \overline{J \cdot C \cdot Q} \cdot \overline{Q} = \overline{1 \cdot Q} = \overline{Q}$

gate 4 output $Q_{n+1} = \overline{J \cdot C \cdot Q} \cdot Q = \overline{1 \cdot Q} = \overline{Q}$

∴ output remains say no change state

Case : II $clk = 1$, $J = 0$, $K = 0$

gate 1 output $\overline{J \cdot C \cdot Q} = \overline{0 \cdot 1 \cdot Q} = 1$

gate 2 output $\overline{K \cdot C \cdot Q} = \overline{0 \cdot 1 \cdot Q} = 1$

gate 3 Output $Q_{n+1} = \overline{J \cdot Q} = \overline{0 \cdot Q} = Q$

gate 4 output $Q_{n+1} = \overline{J \cdot Q} = \overline{0 \cdot Q} = Q$

In Case II output will be no change.

Case III

$$\text{clk} = 1, J = 0, K = 1$$

$$\text{gate 1 output} = \overline{J} \overline{C} Q = \overline{0} \cdot \overline{1} \cdot Q = 1$$

$$\text{gate 2 output} = \overline{K} C Q = \overline{1} \cdot 1 \cdot Q = \overline{Q}$$

$$\text{gate 3 output} = Q(n+1) = \overline{J} C \overline{Q} = \overline{0} \cdot 1 \cdot \overline{Q} = \overline{Q}$$

$$\text{gate 4 output} = Q(n+1) = \overline{K} C \overline{Q} = \overline{1} \cdot 1 \cdot \overline{Q} = \overline{Q}$$

output will be reset state

उसमें gate no. 4 से वही feedback लेगे क्योंकि जिस gate का conclusion 0 या 1 होगा

gate 4 में $\overline{K} C \overline{Q} = 0$ है और इसका input 0 है तो $\overline{Q} = 1$ feedback को इससे ले लिए input 0 पर लिखेंगे

$$\text{Case IV} \because Q(n+1) = 0, \overline{Q(n+1)} = 1$$

जिसका reset state है

Case : 4

$$\text{clk} = 1, J = 1, K = 0$$

$$\text{gate 1 output} = \overline{J} C Q = \overline{1} \cdot 1 \cdot Q = \overline{Q}$$

$$\text{gate 2 output} = \overline{K} C Q = \overline{0} \cdot 1 \cdot Q = 1$$

Gate 3 output : $Q_{n+1} = J\bar{C}\bar{Q} \cdot \bar{Q} = \bar{Q} \cdot \bar{Q} = \bar{0} = 1$

Gate 4 output : $Q_{n+1} = K\bar{C}\bar{Q} \cdot Q = \bar{1} \cdot \bar{1} = 0$

$Q_{n+1} = 1$, $\bar{Q}_{n+1} = 0$

हमें यहाँ input में 0 प्राप्त नहीं है यहाँ 1 है इसलिए

Gate 3 & 4 में ही जिसमें Conclusion पर 1 में आया वह पहले feedback में आया

Case : 5-

$clk = 1$, $J = 1$, $K = 1$, $C = 0$, $Q = 1$

Case 5 में ही 0 और case होगा

→ माना $Q_n = 0$, $\bar{Q}_n = 1$

Gate 1 output : $J\bar{C}\bar{Q} = 1 \cdot 1 \cdot \bar{0} = 1 \cdot 1 \cdot 1 = 1$

Gate 2 output : $K\bar{C}\bar{Q} = 1 \cdot 1 \cdot \bar{0} = 1 \cdot 1 \cdot 1 = 1$

Gate 3 output : $Q_{n+1} = J \cdot \bar{C} \cdot \bar{Q}_n = 1 \cdot 0 \cdot 0 = 0 = \bar{1} \cdot \bar{Q}_n$

Gate 4 output : $Q_{n+1} = K \cdot \bar{C} \cdot Q_n = 1 \cdot 1 \cdot 0 = 0 = \bar{0} \cdot \bar{Q}_n$

अर्थात् जब

$Q_n = 0 \Rightarrow Q_{n+1} = 1$

$\bar{Q}_n = 1 \Rightarrow \bar{Q}_{n+1} = 0$

Case 5 $\frac{\infty}{1}$ Case 2

clk = 0, J = 1, K = 1

माना $Q_n = 0$, $\overline{Q}_n = 1$

gate 1 o/p $\overline{J} \cdot Q = 1 \cdot 0 = 0 = \overline{Q} = 1$

gate 2 o/p $K \cdot \overline{Q} = 1 \cdot 1 = 1 = Q = 0$

gate 3 o/p $\overline{J} \cdot \overline{Q} = 1 \cdot 1 = 1 = 0$

gate 4 o/p $K \cdot Q = 1 \cdot 0 = 0 = 1$

जब $Q_n = 0$ then $Q_{n+1} = 0$
 $Q_n = 1$ then $Q_{n+1} = 1$

Truth table

clk	J	K	Q_n	Q_{n+1}	state
0	x	x	0	0] No change
0	x	x	1	1	
1	0	0	0	0] No change
1	0	0	1	1	
1	0	1	0	0] Reset
1	0	1	1	0	
1	1	0	0	1] set
1	1	0	1	1	
1	1	1	0	1] toggle
1	1	1	1	0	

→ Counters बनाने के लिये JK flip flop की आवश्यकता होती है।

→ R-S flip-flop में Invalid अवस्था ($R=S=1$) को हटाने के लिए उसमें दो AND gate लगाकर उसे संशोधित करने पर एक edge triggered J-K flip-flop बनाया जाता है।


→ यहाँ J तथा K को control inputs है। clock को एक R-C परिपथ में जोड़ा जाता है। clock के अनन्त edge पर flip-flop के output में परिवर्तन होता है।

T - Flip - Flop


→ यह एक edge toggle JK flip flop में एक input कम करने के लिए J व K inputs को परस्पर जोड़कर समान input दिया जाता है जिसे T flip flop कहते हैं।

उस flip flop में जब T input गिन low होता है अर्थात् $J=K=0$ होता है तब परिपथ hold अवस्था में रहता है और output में कोई change नहीं होता है।

जब T input high होता है अर्थात् $J=K=1$ होता है तब clock के अनन्त edge पर flip-flop toggle करता है और पूर्ण output complement प्राप्त होता है।



Block diagram of J-K flip-flop



logical diagram of J-K flip-flop

Case 1 :

$$C = 0, T = X$$

(1) Gate 1 output $\overline{TC Q} = \overline{X \cdot 0 \cdot \overline{Q}} = 1$

(2) Gate 2 output $\overline{CT Q} = \overline{0 \cdot T \cdot Q} = 1$

(3) gate 3 output: $Q_{n+1} = T C \bar{Q} \cdot Q = 1 \cdot \bar{Q} = \bar{Q}$

(4) gate 4 output: $Q_{n+1} = \overline{C T Q \cdot Q} = \overline{1 \cdot Q} = \bar{Q}$

$Q_{n+1} = Q$ $\bar{Q}_{n+1} = \bar{Q}$

Output will be NO change.

Case - II :

1) gate 1 output $T C \bar{Q} = 1 \cdot 0 \cdot \bar{Q} = 0$

2) gate 2 output $\overline{C T Q} = \overline{1 \cdot 0 \cdot Q} = 1$

3) gate 3 output $Q_{n+1} = T C \bar{Q}_n \bar{Q}_n = 1 \cdot \bar{Q}_n = \bar{Q}_n$

gate 4 output $Q_{n+1} = \overline{T C Q \cdot Q} = \overline{1 \cdot Q} = \bar{Q}_n$

$Q_{n+1} = \bar{Q}_n$ $\bar{Q}_{n+1} = Q_n$ Not change

Case III

1) gate 1 output $T C \bar{Q} = 1 \cdot 1 \cdot \bar{Q} = \bar{Q}$

2) gate 2 output $\overline{C T Q} = \overline{1 \cdot 1 \cdot Q} = \bar{Q}$

3) gate 3 output $Q_{n+1} = T C \bar{Q} \bar{Q} = \bar{Q} \cdot \bar{Q} = 0 = 1$

4) gate 4 output $Q_{n+1} = \overline{T C Q \cdot Q} = \overline{Q \cdot Q} = 0 = 1$

Case: III $clk = 1$ $T = 1$

$Q_n = 0$ $\overline{Q_n} = 1$

1) gate 1 output $\overline{TC\overline{Q}} = \overline{1 \cdot 1 \cdot \overline{Q}} = \overline{Q} = 0$

2) gate 2 output $\overline{CTQ} = \overline{1 \cdot 1 \cdot Q} = \overline{Q} = 1$

3) gate 3 output $Q_{n+1} = \overline{\overline{TC\overline{Q}} \cdot \overline{Q_n}} = \overline{0 \cdot \overline{Q_n}} = 1 = Q_{n+1}$

4) gate 4 output $Q_{n+1} = \overline{CT\overline{Q_n} \cdot Q_n} = \overline{1 \cdot \overline{Q_n}} = \overline{\overline{1}} = 0$

इसमें gate 3 में पहले feedback लेगे क्योंकि उसका output 1 है।

$Q_{n+1} = 1$ $\overline{Q_{n+1}} = 0$

∴ $Q_n = 1$ $\overline{Q_n} = 0$

1) gate 1 output $\overline{TC\overline{Q}} = \overline{1 \cdot 1 \cdot \overline{Q}} = \overline{Q} = 1$

2) gate 2 output $\overline{CTQ} = \overline{1 \cdot 1 \cdot Q} = \overline{Q} = 0$

3) gate 3 output $Q_{n+1} = \overline{\overline{TC\overline{Q}} \cdot \overline{Q_n}} = \overline{1 \cdot \overline{Q_n}} = \overline{\overline{1}} = 0$

4) gate 4 output $Q_{n+1} = \overline{CT\overline{Q_n} \cdot Q_n} = \overline{0 \cdot \overline{Q_n}} = 1$

∴ $Q_n = 1$ then $Q_{n+1} = 0$

∴ $\overline{Q_n} = 0$ then $Q_{n+1} = 1$

Truth table of T-Flip flop

Input		output		state
clk	T	Q	Q _{n+1}	
0	x	0	0] no change
0	x	1	1	
1	0	0	0] no change
1	0	1	1	
1	1	0	1] toggle
1	1	1	0	

Redundant flip

Q	T	Q _{n+1}	Q _n
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1

State of combinational circuit is determined by the inputs of the circuit. In the case of sequential circuit, the state of the circuit is determined by the inputs and the previous state of the circuit. The flip-flop is a sequential circuit that stores a single bit of information. The output of a flip-flop is determined by its inputs and its previous state. The truth table of a flip-flop shows the relationship between its inputs and its outputs for all possible combinations of inputs and previous states.

Excitation table :- જે truth table से ही बनती है।

Excitation table is used for designing or sequential circuit or Flip Flop design

design करनी

It indicate the input required to be a p or flip flop 4- design output.

S-R FF :-

$Q_n \rightarrow$ present state

$Q_{n+1} \rightarrow$ Next state

Q_n	Q_{n+1}	Required i/p	
Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation table :-

excitation table digital circuits में use होता है और ये बताता है कि give input condition पर किस state में flip-flop को excite किया जाए. इसमें flip-flop के current state और inputs के basis पर next state को determine करने के लिए

information होती है

ये table design और analysis में मदद करता है।

→ हमने अभी तक flip-flops के truth table लिखी है कि

characteristic tables भी होते हैं।

लेकिन sequential circuit के design करने समय, अभी-अभी circuit के वर्तमान और next स्थिति की जाननी है और हमें संबंधित input स्थिति जाननी भी होगी की जाती है। जैसे कि $t = t + \Delta t$, $0 = \Delta t$

present state & clock pulse लगने से पहले की स्थिति है और next state clock plus लगने के बाद की स्थिति है।

S-R FF का excitation table = इसमें हम input और inactive की स्थिति है।

Truth table of SR flip-flop

clk	S	R	Q_n	Q_{n+1}
↑	0	0	0	0
↑	0	0	1	1
↑	0	1	0	0
↑	0	1	1	0
↑	1	0	0	1
↑	1	0	1	1

excitation table S-R FF के truth table से बनाया जाये

1) → $Q_n = 0$, $Q_{n+1} = 0$ की condition पर है $\begin{matrix} S & R \\ 0 & 0 \\ 0 & 1 \end{matrix}$
यानी $S = 0$ और $R \times$ (कुछ भी हो output 0, 0 की आस)

Present state		Next state	Required i/p	
Q_n	\bar{Q}	Q_{n+1}	S	R
0	1	0	0	X
0	1	1	1	0
1	0	0	0	1
1	0	1	X	0

(2) $Q_n = 0$, $Q_{n+1} = 1$ होने के लिए truth table में $S = 1$ और $R = 0$ है।

(3) $Q_n = 1$, $Q_{n+1} = 0$ होने के लिए truth table में $S = 0$ और $R = 1$ है।

(4) $Q_n = 1$, $Q_{n+1} = 1$ होने के लिए truth table का condition है $S = 0$ और $R = 0$

इससे $R = 0$ ही होगा और $S = X$ (कुछ भी हो)

Case II: Q should change from 0 to 1

This is nothing but set condition.
Hence $S_n = 1$, $R_n = 0$ should be the inputs

Case III: Q should change from 1 to 0

This is nothing but set condition.
Hence $S = 0$, $R_n = 1$ should be the input

III Q should be 1 No. change

Condition 1: $S_n = S_R = 0$ No change in output

Condition 2: $S_n = 1$ and $R = 0$

From these conditions we conclude that S_n can be either 0 or 1 i.e. don't care and $R_n = 0$.

Hence we can take the inputs corresponding to this case is $S_n = X$, and $R_n = 0$

(2) Excitation table of D Flip Flop

Truth table of D Flip Flop

clk	D	Q	Q _{n+1}
↑	0	0	0
↑	0	1	0
↑	1	0	1
↑	1	1	1

Excitation table of D Flip Flop

clk	P_s	N_s	Input
	Q	Q _{n+1}	D
	0	0	0
	0	1	1
	1	0	0
	1	1	1

Excitation table of JK Flip Flop:

Truth table

किसी J-K में क्लॉक पल्स आने से पूर्व तथा Clock pulse आने के बाद प्राप्त output के संगत आवश्यक Input मानों को दिखाने वाली table को excitation table कहते हैं।

किसी flip flop में निश्चित output प्राप्त करने के लिए J व K input के मान जानने के लिए truth table की आवश्यकता होती है।

Truth table of J-K Flip Flop

clk	J	K	Q_n	Q_{n+1}
0	x	x	0	0
0	x	x	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Excitation table of JK flip flop

Present state	Next state	Input	
		J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Example

→ माना $Q = 0$ और $Q_{n+1} = 0$ है तो जब प्राप्त करने के लिए के J और K के दो मान ले ले सकते हैं

Condition $\begin{matrix} J & K \\ \swarrow & \searrow \\ 0 & 0 \end{matrix}$ अर्थात् $J = 0$ और $K = X$

→ जब $Q = 0$ और $Q_{n+1} = 1$ प्राप्त करना है तो जब स्थिति में फ्लिप या तो सेट करना होगा या लॉगल।

J और K inputs की क्रमशः 1, 0 और 1, 1 होने चाहिये अर्थात् स्थितियों में $J = 1$ और $K = 0$ या 1 हो सकता है। अर्थात् $J = 1$

→ अब प्रकार जब $Q = 1$ और $Q_{n+1} = 0$ है तो प्राप्त करने के लिए J व K inputs की क्रमशः

0, 1 और 1, 1 होने चाहिये। इन दोनों स्थितियों में $K = 1$ और $J = 0$ या $J = 1$ हो सकता है अर्थात् K नियंत्रित व J का मान परिवर्तित होगा।

अब प्रकार जब $Q = 1$ और $Q_{n+1} = 1$ प्राप्त करने के लिए J व K की स्थिति 0, 0 या 1, 0 हो सकती है अर्थात् $K = 0$ और $J = 0$ या 1

⑩ Excitation table of T flip-flop

present state	next state	Input
0	0	0
0	1	1
1	0	1
1	1	0

Truth table of T-FF

clk	T	Q	Q _{n+1}
↑	0	0	0
↑	0	1	1
↑	1	0	1
↑	1	1	0

मान $Q=0$ और $Q_{n+1}=0$ प्राप्त करने के लिए $T=0$ होगा

→ $Q=0$ और $Q_{n+1}=1$ प्राप्त करने के लिए $T=1$ होगा

→ $Q=0$ और 1 प्राप्त करने के लिए $T=0$ होगा

→ $Q=1$, $Q_{n+1}=1$ प्राप्त करने के लिए $T=0$ होगा

Registers

→ ये Data को store करता है।

∴ flip-flop बिगु bit के Data को store करता है।

जबकि Register 4 bit Data को store करता है।

a number of flip-flop connected together such that data may be shifted into and shifted output them is called shift Register

Digital घातलिकी में Register एक महत्वपूर्ण घटक होता है। FF के वे समूह जो बाइनरी संख्याओं (0 व 1) को उठार करने के लिये प्रयुक्त किये जाते हैं, Register कहलाते हैं।

Register में बाइनरी संख्या के प्रत्येक bit को store करने के लिये अलग-अलग flip flop की आवश्यकता होती है।

ex → चार bit binary no. store करने के लिए 4 flip flops

Register का उपयोग निम्नलिखित रूपों में किया जाता है :-

(i) output Devices को transmit किये जाने वाले बाइनरी data को एक क्षणिक रूप में momentarily उठार करने के लिए

(ii) keyboard से input data प्राप्त कर microprocessor chip के input पर देने के लिये।

(iii) Implementation, गुणन अथवा भाग आदि की प्रक्रियाओं के बीच प्राप्त आंशिक परिणतों को store करने के लिए

Type of Registers

जिनकी भी Registers में flip-flop का प्रकार संयोजित किये जाते हैं कि वास्तविक संख्याओं उनमें प्रवेश की जा लगे और उनको बाहर external shift की जा लगे। Flip-flop के समूह जिनमें वास्तविक संख्याओं shift in तथा shift out की जा लगे shift registers कहलाते हैं।

1) Serial in - Serial out shift Register (SISO)

2) Serial in - Parallel out shift Register (SIPO)


3) Parallel in - Serial out shift Register (PISO)

4) Parallel in - Parallel out shift Register (PIPO)

1) Serial in - Serial out shift register

Data bits shift from left to right by 1 position per clock cycle.

* इस shift left mode की वजह से इस register में data जो in तथा out, serial में होता है उसमें एक समय पर एक bit की left या right shift किया जाता है। इसमें यदि flip-flop की output वाले flip-flop की in/p में दे दी जाये तो यह एक ring counter की तरह काम करता है।



→ The logical diagram of 4-bit serial in and serial out shift register is given above

→ It has 4 b. flip-flop since it has 4 stages that is it can store upto 4 bits of data.

→ The serial data input is applied at the D input of first flip flop (FF1) (Q_1).

Output of FF1 (Q_1) is connected to input of FF2 (D_2) and so on.

→ Data is outputted from @ output of (FF4) last stage.

When serial data is transferred into a register each new bit is clk the input FF-1.

→ The bit was previously stored in FF1 and transferred to FF2 then FF3 Hence

FF4. The bit stored sequentially in FF4 is shifted out.


② Serial in and parallel out shift register

4-bit serial in and parallel out shift register एक औद्योगिक devices है जो


जिसमें डेटा serial input होता है और parallel output मिलता है।

जब हम किसी औद्योगिक device में serial in करते हैं तो यह ताल्कामिक डेटा को bit-bit करके एक series में प्रवेश करने की जगह होती है। उसके बाद, जब यह डेटा एक स्थान से दूसरे स्थान पर जाता है, तो उसे पैरलल output में बाहर निकाला जाता है, जिससे सभी बिट एक साथ देखे जा सकते हैं।

★ यह तेजी से डेटा को transfer करता है।



Detail P



Qn Qn-1 Qn-2 Qn-3

Symbol

- In this operations the data is entered serially and taken out in parallel.
- That means first the data is loaded bit by bit. The outputs are disabled as long as the loading is taking place.
- As soon as the loading is complete and all the flip-flops contain their required data, the outputs are enabled so that all the loaded data is made available over all the output lines simultaneously.
- Number of clock cycle required to load a four bit word is 4. Hence the speed of operation of SISO mode is same as that of SIPO mode.

③ Parallel In - Serial out register

- In this mode the bits are entered in parallel.
- The circuit is a four bit parallel input serial output register.
- Output of previous FF is connected to the input of the next one via a combination circuit.
- The binary input word A_3, A_2, A_1, A_0 is applied through the same combination circuit.

There are two modes in which this circuit can work namely shift mode or load mode


- When the shift / load line is low (0), the AND gates 2, 4 and 6 become active. They will pass B1, B2, and B3 bits to the corresponding flip flops.

- On the low going edge of clock, the binary inputs B0, B1, B2, B3 will get loaded into the corresponding flip-flops. Thus parallel loading takes place.


- When the shift / load line is high (1), the AND gates 2, 4, 6 become inactive. Hence the parallel or the data becomes impossible.

- But the AND gates 1, 3 and 5 become active. Therefore the shifting of data from left to right bit by bit on application of clock pulses.

- Thus the parallel in serial out operation takes place.




Logic Diagram of parallel in and serial out shift register



Logical Symbol

Parallel in - parallel out

The 4 bit binary input A_0, B, C, D is applied to the data input D_0, D_1, D_2 and D_3 respectively of the four flip-flops



As soon as a Negative clock edge is applied, the input binary bits will be loaded ~~bit~~ into ~~flip~~ the flip-flops simultaneously.

- The loaded bit will appear simultaneously to the output size. only one clock pulse is essential to load all the bits.

① Serial-in & Serial out shift Register

Serial in serial out shift register is a digital circuit in which data is sequentially stored and transferred out. For this, an input line (serial in) and data (serial out) are provided. A clock signal is used to shift the data bit by bit. In this, the data is transferred from the input to the output.

② Serial-in & Parallel out shift register:

The working of a serial-in, parallel-out shift register involves the following steps:

(a) Serial input:

Shift register has an input line in which data is sequentially entered.

(b) Shift operation:

On each clock pulse, the bit in the register is shifted to the next position. This means that the existing bits are shifted one position to the right.

parallel out :

जब desired number में bits को shift किया जाता है तो Data output lines पर parallel form में उपलब्ध होता है।

Shift register अपने serial input के माध्यम से bit को द्वारा Data store करता है, और फिर प्रत्येक clock pulse के साथ यह existing bits को shift करता है। जब वह desired Data load है तब ही उसे parallel output lines में एक साथ read किया जा सकता है।

यह mechanism digital system में serial और parallel devices के बीच interfacing के लिए उपयोगी है।

③ parallel in - serial out shift register:

→ इस mode में bits को parallel में entered किया जाता है।

→ यह circuit n bit parallel input ; serial output register है।

→ Parallel in serial out register एक प्रकार का shift register है। जहाँ serial को parallel में कई नि. में load किया जाता है और फिर serially shift कर लिया जाता है।

→ Parallel in:

Data की सभी bits को register के FF में एक साथ load करा जाता है।

Serial out:

Data को clock signal के उपयोग के साथ usually in a sequential manner एक time में एक bit shift किया जाता है।

Shifting occurs in a predefined order,

सबसे important bit (MSB) से सबसे कम important bit (LSB) तक।

इस प्रकार के shift register का use commonly उन scenarios में किया जाता है जहाँ parallel Data की sequential shift किया जाता है।

Shifting एक predefined order में होता है।

(4) Parallel in parallel out shift register:

Parallel in parallel out shift register एक digital circuit है जो Data की parallel loading और Data की parallel retrieval को allow करता है।

Parallel in :

सभी Data bits को shift registers के FF में एक साथ load किया जाता है।
प्रत्येक FF Data के एक bit से मिलता है।

Parallel out :

Data को सभी FF से एक साथ read किया जा सकता है। which means कि shift registers का output किसी भी time FF में मौजूद parallel Data को दर्शाता है।

clock signal :

time signal का उपयोग renaming job को synchronize करने के लिए किया जाता है।

Flip - Flop :

एक variable name का simple building block जो कुछ Data store कर सकता है। यह एक 0 या 1 state में हो सकता है।

→ shift registers के design और specifications के आधार पर, shifting leftward या rightward हो सकता है।

Counter :-

- The digital circuit used for counting pulse is known as counter.
- It is a sequential circuit.
- Counter is the widest application of flip-flop. It is a group of flip-flops with a clock signal pulse.
- Counter count the number of clock pulse. Hence with some modifications it can be used for measuring frequency or time period.
- Counter एक electronic circuit या device है जो input pulses या events को count करता है। ये digital circuits में इस्तेमाल होता है और commonly, binary numbers में events को represent करने के लिए अंकगणित।
- एक counter multiple flip-flops का group होता है। हमें हर flip-flop अपने binary state को output कर कर उस count represent करता है।

Counter are basically of two type: In switching case

- 1) Asynchronous or ripple counter
- 2) Synchronous ripple counter

Asynchronous counter :- इस तरह एक serial counter है जिसका हर

flip-flop अपने clock pulse को अपनी पुरानी state के flip-flop के output में प्राप्त करता है।

For these counters the external clock signal is applied to one flip-flop and then the output of preceding flip-flop is connected to the next flip-flop.

(c) Synchronous counters:

In synchronous counter एक ऐसा digital counter है जिसमें सभी flip-flop एक ही common clock pulse पर काम करते हैं, यानी हर flip-flop अपने state को change करने के लिए एक साथ clock pulse receive करते हैं।

In timing case counter is two type:

- (1) up counter
- (2) down counter.

Full modulus counter:

एसे mod-N counter या N-modulus counter को कहते हैं जहाँ N modulus को represent करती है।

$$\text{mod number} = N$$

जिसमें counter एक specific modulus (N) तक गिनता है और फिर से शुरु हो जाता है।

ex → "mod-8 counter" है जो 0 से 7 तक count करता है फिर से 0 से restart होता है।

A counter which goes through all possible state (0/P) before restarting is called full modulus counter.

ex: 2 bit - 4

Variable modulus: - A counter in which the maximum number of state can be change is called variable modulus.


यह modulus का मतलब होता है counting range यानी कि वो maximum value तक गिना है और फिर से शुरू हो जाता है।

Terminal Counter: The final state of counter sequence is called terminal counter.

Combination modulus: when different module counter are combine to form a new module counter is called combination modulus counter.

* 1-bit ripple counter is called mod-2 counter
2-bit ripple counter / 2-bit flip flop = mod-4 counter

A 2-bit Asynchronous up counter:



ये negative state है क्योंकि यानी negative triggering है।

A two bit asynchronous binary counter

Chapter – V

Logic Family

All the digital circuits are available in IC form. While producing digital ICs, different circuit configurations and manufacturing technologies are used. This results into a specific logic family. Each logic family designed in this way has identical electrical characteristics such as supply voltage range, speed of operation, power dissipation, noise margin etc.


Almost all electronic gadgets make use of different digital systems for their operation. All the digital systems use some kind of digital ICs. **For the sake of simplicity in design and compatibility in constructing any complex digital system**, all digital circuits (ICs) used in the design process should be from same logic family.

For the expansion of the system, it is necessary to connect different logic circuits together. In order to connect the output of one logic circuit to the input of another logic circuit, one must have circuit with similar characteristics. If the electrical IO characteristics of these logic circuits are not similar, there is a need to design an interfacing circuit to maintain the compatibility of digital logic ICs. This interfacing circuit will match the electrical characteristics of the logic circuits. This ensures the compatibility for proper operation of the circuit.

This is the key concept behind family for logic circuits. In a logic family, the family members have similar electrical characteristics. Digital logic circuit has to be designed considering these compatibilities of different logic families in terms of different characteristics and parameters associated with the families.

A logic family refers to a group of digital logic circuits constructed using the same underlying semiconductor technology. All circuits within a particular logic family share similar characteristics in terms of speed, power consumption, input/output voltage levels, and switching behaviour.

Classification of Digital Logic Family



Logic families are the logic circuits having identical electrical parameters. It is a group of compatible ICs with the same logic levels and supply voltages for performing various logic functions. They are fabricated using a specific circuit configuration which is referred to as a Logic family. The circuit design of the basic gate of each logic family is the same. The logic family is designed by considering the basic electronic components such as resistors, diodes, transistors, and MOSFET; or combinations of any of these components. Accordingly, logic families are classified as per the construction of the basic logic circuits. Many different logic families of digital ICs have been introduced commercially are listed in

Table 1. Logic families and the components used for construction of logic family

Name of logic family	Components used
DL(Diode Logic)	Diodes
RTL(Resistor Transistor Logic)	Resistors and transistors
DTL(Diode Transistor Logic)	Diodes, transistors and resistors
TTL(Transistor Transistor Logic)	Transistors and resistors
ECL(Emitter Coupled Logic)	Transistors and diodes
PMOS(P channel Metal Oxide Semiconductor Logic)	P- MOSFETs
NMOS(N channel Metal Oxide Semiconductor Logic)	N- MOSFETs
CMOS(Complementary Metal Oxide Semiconductor Logic)	P –MOSFET and N-MOSFET

Logic families are classified according to the principle type of electronic components used in their circuitry as shown in Figure 1. They are

- a. Bipolar ICs: which uses diodes and transistors (BJT)
- b. Unipolar ICs: which uses MOSFETs

Characteristics of Digital Logic Family

8.3.1 Fan Out

The fan out of a logic gate is defined as the maximum number of standard loads that the output of the gate can drive without degrading its normal operation. The term standard load is specified as the amount of current needed by an input of another gate of the same logic family.

The fan out is sometimes called 'loading factor' because of the fact that the output of a gate can supply a limited amount of current, above which it ceases to operate properly and is said to be overloaded. Exceeding the specified maximum number of loads may cause a malfunction.

The fan out is the maximum number of inputs that can be connected to the output of a gate and it is expressed by a number. High fan out is advantageous because it reduces the need for additional drivers to drive more gates. Figure 8.10(a) shows the fan out computation of a logic circuit. Here the output of one gate is connected to one or more inputs of other gates. If the output of the gate is in high voltage level or at logic (1), then fan out is said to be HIGH state fan out. It provides a current source I_{OH} to all the gate inputs connected to it. Each gate input requires a current I_{IH} for proper operation. Therefore HIGH state fan out is given by

$$\text{HIGH state Fan out} = \frac{I_{OH} (\text{min})}{I_{IH} (\text{min})}$$

Similarly, if the output of the logic gate is in low voltage level or at logic (0) (See Figure 8.10(b)), it provides a current Sink I_{OL} for all the gate inputs connected to it. Each gate input supplies a current I_{IL} . Thus,

$$\text{LOW state Fan out} = \frac{I_{OL} (\text{max})}{I_{IL} (\text{max})}$$

NOTE: The fan out of the gate can be calculated from any of the expression given above, whichever is smaller.




Figure-8.10 Fan out computation.

8.3.2 Fan In

The Fan in of a logic gate is the number of inputs connected to the gate without impairing its normal operation. The Fan in parameter determines the functional capability of a logic circuit.

8.3.3 Power Dissipation

Every logic gate requires a certain amount of power for its operation. The power dissipation ' P_D ' of a logic gate expressed in milliwatt (mW), is the power required by the gate to operate with 50% duty cycle at a specified frequency. The amount of power that is dissipated in a gate is calculated from the supply voltage V_{CC} and the current I_C drawn by the circuit. The current drain from the power supply depends on the logic state of the gate i.e. when output of the gate is in the high voltage level the current is I_{CCH} and when the output is in the low voltage level, the current is I_{CCL} . Therefore the average current is

$$I_{CC(\text{avg})} = \frac{I_{CCH} + I_{CCL}}{2}$$

and is used to calculate the average power dissipation as

$$P_D = V_{CC} \times I_{CC(\text{avg})} \text{ milliwatts}$$

Example - 8.2

A standard TTL NAND gate uses a supply voltage V_{CC} of 5 V and has current drains $I_{CCH} = 1 \text{ mA}$ and $I_{CCL} = 3 \text{ mA}$. Then the average power dissipation is

Solution :

$$I_{CC(\text{avg})} = \frac{I_{CCH} + I_{CCL}}{2} = \frac{1+3}{2} = 2 \text{ mA}$$

$$\therefore \text{Average power dissipation} = I_{CC(\text{avg})} \times V_{CC}$$

$$P_D = 2 \times 5 = 10 \text{ mW}$$

8.3.4 Propagation Delay

The propagation delay of a logic circuit limits the speed (frequency) at which circuit can operate and it is measured in "nanoseconds (ns)". It is defined as the average transition delay for the signal to propagate from input to output when the binary input signal changes its value. If the average transition delay is expressed by t_{pd} then

$$t_{pd} = \frac{t_{PHL} + t_{PLH}}{2} \text{ nanoseconds}$$

where t_{PHL} is the signal delay time when the output goes from a logic 0 to a logic 1 and t_{PLH} is the signal delay time when the output goes from a logic 1 to a logic 0. It is customary to measure the time between 50% point on the input and output transitions as shown in Figure 8.11.




Figure-8.11 Propagation delay computation

8.3.5 Figure of Merit (FOM)

The product of "propagation delay time and power dissipation is known as figure of merit". Sometimes it is also called Speed Power Product (SPP). For best performance of a gate, minimum value of FOM is desirable. It is specified in Pico Joules ($ns \times mW = PJ$)

∴

$$FOM = P_D \times t_{pd} \text{ pico Joule}$$

In a digital circuit, if it is desired to have high speed, i.e. low propagation delay, then there is corresponding increase in the power dissipation and vice-versa.

8.3.6 Voltage and Current Parameters

There are various currents and voltages that are useful in the design of digital systems as follows:

High level input voltage (V_{IH})

This is the minimum voltage level required at the input of a gate as logic 1.

Low Level input voltage (V_{IL})

This is the maximum voltage level that can be treated as logic 0 at the input of the gate.

High level output voltage (V_{OH})

This is the minimum voltage level required at the output of a gate as logic 1.

Low level output voltage (V_{OL})

This is the maximum voltage level that can be treated as logic 0 at the output of the gate.

High level input current (I_{IH})

This is the minimum current supplied by a driving source corresponding to HIGH level voltage.

Low level input current (I_{IL})

This is the minimum current that is supplied by a driving source corresponding to low logic level.

High level output current (I_{OH})

This is the maximum current which the gate can sink at high level.

Low level output current (I_{OL})

This is the maximum current that the gate can sink in low level (0 level).

The Figure 8.12 illustrates the currents and voltages in the HIGH and LOW states.




Figure-8.12 Currents and voltages in the HIGH and LOW states

8.3.7 Noise Margin

When the digital circuits operate in noisy environment the gates may malfunction if the noise is beyond certain limits. The noise immunity of a logic circuit is defined as the ability of a circuit to a quantitative measure of noise immunity is called noise margin.

The noise margin is the maximum noise voltage added to an input signal of a digital circuit that does not cause an undesirable change in the circuit's output. It is expressed in volts and represents the maximum noise signal that can be tolerated by the gate.

The noise margin can be calculated from the knowledge of the voltage signal available in the output of the gate and the voltage signal required in the input of the gate. Figure 8.13(a) shows the range of output voltage that can occur in a typical gate. Any voltage in the gate output between V_{CC} and V_{OH} is considered to be at high level state and between 0 to V_{OL} is considered to be at low level state. Voltages between V_{OL} and V_{OH} are indeterminate and do not appear under normal operating conditions, except during transition between two levels.




Figure-8.13 Evaluation of Noise margin

The corresponding ranges of voltage that are recognized by the input of the gate are shown in Figure 8.13.

In order to compensate the effect of noise, the circuit must be designed such that $V_{IL} > V_{OL}$ and $V_{IH} < V_{OH}$.

Hence, the noise margin is given by

$$(NM)_H = (V_{OH} - V_{IH}) \quad \text{or} \quad (NM)_L = (V_{IL} - V_{OL}) \quad (\text{which ever is smaller})$$

NOTE

- For reliability of the system, the noise margin should be high
- From Figure 8.13, it is clear that, $V_{OH} > V_{IH} > V_{IL} > V_{OL}$


Parameter	RTL	DTL	TTL	ECL	CMOS
Components used	Resistors and transistor	Resistor, diode and transistor	Resistor, diode and transistor	Resistor and transistor	N-channel and P- channel MOSFET
Circuit	Simple	Moderate	Complex	Complex	Moderate
Noise margin [Noise immunity]	Nominal	Good	Very good	Good	Very good
Fan-out	Low (4)	Medium (8)	More (10)	High (25)	50
Power dissipation in mW per gate	12	8 - 12	10	40 - 55	0.1
Basic gate	NOR	NAND	NAND	OR-NOR	NAND/NOR
Propagation delay in ns	12	30	10	2 (ECL 10 K) 0.75 (ECL 100 K)	70
Speed power product (PJ)	144	300	100	100 (ECL 10 K) 40 (ECL 100 K)	0.7
Applications	Absolute	Absolute	Laboratory instruments.	Due to low propagation delay they are used in high speed switching applications	Due to low power consumption they are used in portable instrument where battery supply is used.
Number of functions	High	Fairly high	Very high	High	Low
Clock rate MHz	8	12 - 30	15 - 60	60 - 400	5

Successive Approximation type ADC

Successive Approximation type ADC is the most widely used and popular ADC method. The conversion time is maintained constant in successive approximation type ADC, and is proportional to the number of bits in the digital output, unlike the counter and continuous type A/D converters.


The basic principle of this type of A/D converter is that the unknown analog input voltage is approximated against an n-bit digital value by trying one bit at a time, beginning with the MSB.

The functional block diagram of successive approximation type of ADC is shown below.



It consists of a successive approximation register (SAR), DAC and comparator. The output of SAR is given to n-bit DAC. The equivalent analog output voltage of DAC, V_D is applied to the non-inverting input of the comparator. The second input to the comparator is the unknown analog input voltage V_A . The output of the comparator is used to activate the successive approximation logic of SAR. When the start command is applied, the SAR sets the MSB to logic 1 and other bits are made logic 0, so that the trial code becomes 1000.

Working Principle: The principle of successive approximation process for a 4-bit conversion is explained here. This type of ADC operates by successively dividing the voltage range by half, as explained in the following steps.
(1) The MSB is initially set to 1 with the remaining three bits set as 000. The digital equivalent voltage is compared with the unknown analog input voltage.
(2) If the analog input voltage is higher than the digital equivalent voltage, the MSB is retained as 1 and the second MSB is set to 1. Otherwise, the MSB is set to 0 and the second MSB is set to 1. Comparison is made as given in step (1) to decide whether to retain or reset the second MSB.



Advantages:

- 1 Conversion time is very small.
- 2 Conversion time is constant and independent of the amplitude of the analog input signal VA.

Disadvantages:

- 1 Circuit is complex.
- 2 The conversion time is more compared to flash type ADC.

The Parallel Comparator/Flash Type ADC

The parallel comparator type ADC is also called **flash type or simultaneous ADC**. It is the fastest ADC, but it requires much more circuitry than the others.

This type of converter utilizes the parallel differential comparators that compare reference voltage with the input analog voltage.

To convert an analog signal to digital signal of 'N' bits, it requires $(2^N - 1)$ comparators, $2N$ resistors, and a $(2N \times N)$ priority encoder.

Working:




Figure shows a 3 bit flash type A/D converter which requires $(2^3 - 1) = 7$ comparators. The analog input which is to be converted is connected to the non-inverting terminal. Input terminal of comparator where as the inverting input terminals of Op-amps are connected to a set of reference voltage provided by voltage divider that divides it into seven equal increment levels.

Each level is compared to the analog input by a voltage comparator.

All comparator outputs are connected to a priority encoder, which produces a digital output corresponding to the input having highest priority. Thus, the digital output represents the voltage that is closest in value to the analog input.

The flash converter uses no clock signal. The conversion takes place continuously. The only delays in the conversion are in comparators and priority encoders. Thus the maximum number of clock pulse required for conversion is '1'.

The truth table of 3 bit flash ADC is shown in Table

Analog Input (V_A)	Comparator							Digital Output		
	C_1	C_2	C_3	C_4	C_5	C_6	C_7	C	B	A
$V_A < V_r/8$	0	0	0	0	0	0	0	0	0	0
$V_r/8 < V_A < 2V_r/8$	0	0	0	0	0	0	1	0	0	1
$2V_r/8 < V_A < 3V_r/8$	0	0	0	0	0	1	1	0	1	0
$3V_r/8 < V_A < 4V_r/8$	0	0	0	0	1	1	1	0	1	1
$4V_r/8 < V_A < 5V_r/8$	0	0	0	1	1	1	1	1	0	0
$5V_r/8 < V_A < 6V_r/8$	0	0	1	1	1	1	1	1	0	1
$6V_r/8 < V_A < 7V_r/8$	0	1	1	1	1	1	1	1	1	0
$V_A > 7V_r/8$	1	1	1	1	1	1	1	1	1	1

Table-9.1 Truth table of 3 bit flash ADC

It is clear that, when $V_A < V_r/8$ all the comparator outputs. C_1 to C_7 will be HIGH, whereas with $V_A > V_r/8$ One or more comparator outputs are LOW.

For example, when $V_A = 3.5V$ outputs C_1, C_2 AND C_3 will be LOW and all others will be HIGH. The priority encoder will respond only to the at C_3 and will produce a binary output $ABC=011$, which represents the digital equivalent of V_A when the resolution 1 V. When V_A is greater than 7 V, C_1 TO C_7 will all be LOW, and the encoder will produce $ABC = 111$ as the digital equivalent of V_A .